{"id":"https://openalex.org/W2763991418","doi":"https://doi.org/10.1109/isvdat.2016.8064894","title":"Formal verification of switched capacitor DC to DC power converter using circuit simulation traces","display_name":"Formal verification of switched capacitor DC to DC power converter using circuit simulation traces","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2763991418","doi":"https://doi.org/10.1109/isvdat.2016.8064894","mag":"2763991418"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2016.8064894","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2016.8064894","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049977086","display_name":"Ambuj Mishra","orcid":null},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Ambuj Mishra","raw_affiliation_strings":["IIIT, Bangalore"],"affiliations":[{"raw_affiliation_string":"IIIT, Bangalore","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020532266","display_name":"Subir Kumar Roy","orcid":"https://orcid.org/0000-0002-3554-1312"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Subir K Roy","raw_affiliation_strings":["IIIT, Bangalore"],"affiliations":[{"raw_affiliation_string":"IIIT, Bangalore","institution_ids":["https://openalex.org/I181514455"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5049977086"],"corresponding_institution_ids":["https://openalex.org/I181514455"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.22747678,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8125035166740417},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.6848881840705872},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.6509454250335693},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.583942174911499},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5526408553123474},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4992072582244873},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.49286770820617676},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.48656025528907776},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4790816903114319},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.46752405166625977},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4648301601409912},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.4204448163509369},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2610252797603607},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.25187963247299194},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09525945782661438}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8125035166740417},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.6848881840705872},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.6509454250335693},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.583942174911499},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5526408553123474},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4992072582244873},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.49286770820617676},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.48656025528907776},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4790816903114319},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.46752405166625977},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4648301601409912},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.4204448163509369},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2610252797603607},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.25187963247299194},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09525945782661438},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2016.8064894","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2016.8064894","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1676597814","https://openalex.org/W1977271794","https://openalex.org/W1994364444","https://openalex.org/W2124778357","https://openalex.org/W2131441094","https://openalex.org/W2134451579"],"related_works":["https://openalex.org/W4289538008","https://openalex.org/W2170314243","https://openalex.org/W2119179026","https://openalex.org/W2794947590","https://openalex.org/W3186427148","https://openalex.org/W2114971758","https://openalex.org/W2109932036","https://openalex.org/W294789908","https://openalex.org/W2106548485","https://openalex.org/W4255970378"],"abstract_inverted_index":{"DC-DC":[0,75],"power":[1,14,78],"converters":[2],"based":[3,36],"on":[4,37],"switched":[5,73],"capacitor":[6,74],"circuits":[7],"are":[8,63],"widely":[9],"used":[10],"to":[11,31,51],"realize":[12],"different":[13],"supply":[15],"domains":[16],"in":[17,43,80],"SOC":[18],"chips.":[19],"They":[20],"can":[21],"be":[22],"classified":[23],"as":[24],"Analog":[25],"Mixed":[26],"Signal":[27],"circuits.":[28],"Current":[29],"approaches":[30],"their":[32,39],"verification":[33],"is":[34,58],"primarily":[35],"simulating":[38],"transistor":[40],"level":[41],"netlist":[42],"circuit":[44,83],"simulators.":[45],"In":[46],"this":[47],"paper":[48],"an":[49,66],"approach":[50],"formally":[52],"verify":[53],"them":[54],"using":[55],"simulation":[56],"traces":[57,62],"proposed,":[59],"where":[60],"the":[61],"obtained":[64],"from":[65],"actual":[67],"CMOS":[68],"design":[69],"implementation":[70],"of":[71],"a":[72],"(SC":[76],"DC-DC)":[77],"converter":[79],"Cadence":[81],"Spectre":[82],"simulator.":[84]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}