{"id":"https://openalex.org/W2762697296","doi":"https://doi.org/10.1109/isvdat.2016.8064876","title":"A Pre-RTL floorplanner tool for automated CMP design space exploration with thermal awareness","display_name":"A Pre-RTL floorplanner tool for automated CMP design space exploration with thermal awareness","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2762697296","doi":"https://doi.org/10.1109/isvdat.2016.8064876","mag":"2762697296"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2016.8064876","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2016.8064876","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088879645","display_name":"Sri Harsha Gade","orcid":"https://orcid.org/0000-0002-8799-2932"},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sri Harsha Gade","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Indraprastha Institute of Information Technology Delhi, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Indraprastha Institute of Information Technology Delhi, New Delhi, India","institution_ids":["https://openalex.org/I119939252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014799551","display_name":"Praveen Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Praveen Kumar","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Indraprastha Institute of Information Technology Delhi, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Indraprastha Institute of Information Technology Delhi, New Delhi, India","institution_ids":["https://openalex.org/I119939252"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012777677","display_name":"Sujay Deb","orcid":"https://orcid.org/0000-0002-6247-8718"},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sujay Deb","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Indraprastha Institute of Information Technology Delhi, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Indraprastha Institute of Information Technology Delhi, New Delhi, India","institution_ids":["https://openalex.org/I119939252"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5088879645"],"corresponding_institution_ids":["https://openalex.org/I119939252"],"apc_list":null,"apc_paid":null,"fwci":0.3153,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.63155915,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"57","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6991873979568481},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.6005519032478333},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.5890322923660278},{"id":"https://openalex.org/keywords/floor-plan","display_name":"Floor plan","score":0.5882933139801025},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.562947690486908},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5570444464683533},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5364020466804504},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.5160457491874695},{"id":"https://openalex.org/keywords/python","display_name":"Python (programming language)","score":0.49482935667037964},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4692022204399109},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4430024027824402},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41946935653686523},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4128318130970001},{"id":"https://openalex.org/keywords/rendering","display_name":"Rendering (computer graphics)","score":0.41084054112434387},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3224639296531677},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.24047833681106567},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1641102433204651},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13617560267448425}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6991873979568481},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.6005519032478333},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.5890322923660278},{"id":"https://openalex.org/C61056293","wikidata":"https://www.wikidata.org/wiki/Q18965","display_name":"Floor plan","level":2,"score":0.5882933139801025},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.562947690486908},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5570444464683533},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5364020466804504},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.5160457491874695},{"id":"https://openalex.org/C519991488","wikidata":"https://www.wikidata.org/wiki/Q28865","display_name":"Python (programming language)","level":2,"score":0.49482935667037964},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4692022204399109},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4430024027824402},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41946935653686523},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4128318130970001},{"id":"https://openalex.org/C205711294","wikidata":"https://www.wikidata.org/wiki/Q176953","display_name":"Rendering (computer graphics)","level":2,"score":0.41084054112434387},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3224639296531677},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.24047833681106567},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1641102433204651},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13617560267448425},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2016.8064876","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2016.8064876","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","score":0.6499999761581421,"id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1483017465","https://openalex.org/W1568614804","https://openalex.org/W1975134759","https://openalex.org/W1987786682","https://openalex.org/W2024329410","https://openalex.org/W2058273092","https://openalex.org/W2094042791","https://openalex.org/W2109826730","https://openalex.org/W2122245206","https://openalex.org/W2126394324","https://openalex.org/W2148777220","https://openalex.org/W2164813835","https://openalex.org/W2170382128","https://openalex.org/W3140806200","https://openalex.org/W3147282303","https://openalex.org/W4239854918","https://openalex.org/W4256007160","https://openalex.org/W6674301526","https://openalex.org/W6683721465","https://openalex.org/W6792003997"],"related_works":["https://openalex.org/W3010631755","https://openalex.org/W2781601456","https://openalex.org/W2783276420","https://openalex.org/W2186482337","https://openalex.org/W2115502122","https://openalex.org/W4249576260","https://openalex.org/W2903073708","https://openalex.org/W2138401961","https://openalex.org/W4388721364","https://openalex.org/W2380223518"],"abstract_inverted_index":{"Chip":[0],"Multiprocessor":[1],"(CMP)":[2],"and":[3,34,44,51,64,107,145,159,189,207],"System-on-Chip":[4],"(SoC)":[5],"designs":[6],"have":[7],"a":[8,19,109,134,143],"large":[9,80],"number":[10],"of":[11,15,40,67,77,83,100,120,133,156,181,209],"modules":[12],"with":[13,38,217],"billions":[14],"transistors":[16],"embedded":[17],"on":[18,192],"single":[20],"die.":[21],"While":[22],"they":[23,28],"offer":[24],"very":[25],"high":[26],"performance,":[27],"also":[29],"increase":[30],"the":[31,68,96,177,200,205,210],"design":[32,81,144,179],"complexity":[33],"pose":[35],"many":[36],"challenges":[37],"one":[39],"them":[41],"being":[42],"floor-planning":[43,115],"placement.":[45],"Floor-planning":[46,70],"process":[47,97],"is":[48,87,125,166,185,190,197],"affected":[49],"by":[50],"in":[52,98,187,212],"turn":[53],"effects":[54],"physical":[55,150,164],"characteristics,":[56],"wire":[57],"length,":[58],"propagation":[59],"delay":[60],"between":[61],"modules,":[62],"power":[63,160],"thermal":[65,158],"density":[66],"chip.":[69],"at":[71,117,169],"backend":[72],"generally":[73],"takes":[74],"considerable":[75],"amount":[76],"runtime.":[78],"With":[79],"space":[82,180],"CMP/SoC":[84],"designs,":[85],"it":[86,172],"not":[88,167],"possible":[89],"to":[90,126,175,199],"explore":[91,176],"multiple":[92,139,214],"options":[93,141,216],"or":[94],"rerun":[95],"case":[99],"discrepancies.":[101],"In":[102],"this":[103],"work,":[104],"we":[105],"propose":[106],"develop":[108],"pre-RTL":[110],"tool":[111,137,184,211],"framework":[112],"that":[113],"performs":[114],"analysis":[116,129],"early":[118,170],"stages":[119],"development.":[121],"The":[122,136,183],"primary":[123],"goal":[124],"perform":[127],"floor-plan":[128],"using":[130],"abstract":[131],"description":[132],"design.":[135],"explores":[138],"layout":[140,215],"for":[142],"provide":[146],"insights":[147],"into":[148],"different":[149,218],"aspects":[151],"like":[152],"area,":[153],"relative":[154],"position":[155],"IPs,":[157],"performance.":[161],"Since":[162],"detailed":[163],"information":[165],"required":[168],"stages,":[171],"allows":[173],"us":[174],"vast":[178],"SoCs.":[182],"written":[186],"python":[188],"based":[191],"simulated":[193],"annealing":[194],"algorithm":[195],"which":[196],"adapted":[198],"problem's":[201],"context.":[202],"We":[203],"demonstrate":[204],"utility":[206],"robustness":[208],"providing":[213],"user":[219],"specifications.":[220]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}