{"id":"https://openalex.org/W2763062456","doi":"https://doi.org/10.1109/isvdat.2016.8064875","title":"Double Patterning Lithography (DPL)-compliant layout construction (DCLC) with area-stitch usage tradeoff","display_name":"Double Patterning Lithography (DPL)-compliant layout construction (DCLC) with area-stitch usage tradeoff","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2763062456","doi":"https://doi.org/10.1109/isvdat.2016.8064875","mag":"2763062456"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2016.8064875","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2016.8064875","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101520563","display_name":"Debasis Pal","orcid":"https://orcid.org/0000-0003-4285-0049"},"institutions":[{"id":"https://openalex.org/I170979836","display_name":"Jadavpur University","ror":"https://ror.org/02af4h012","country_code":"IN","type":"education","lineage":["https://openalex.org/I170979836"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Debasis Pal","raw_affiliation_strings":["Department of CSE, Jadavpur University, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"Department of CSE, Jadavpur University, Kolkata, India","institution_ids":["https://openalex.org/I170979836"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087370885","display_name":"Abir Pramanik","orcid":null},"institutions":[{"id":"https://openalex.org/I170979836","display_name":"Jadavpur University","ror":"https://ror.org/02af4h012","country_code":"IN","type":"education","lineage":["https://openalex.org/I170979836"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Abir Pramanik","raw_affiliation_strings":["Department of CSE, Jadavpur University, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"Department of CSE, Jadavpur University, Kolkata, India","institution_ids":["https://openalex.org/I170979836"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110256937","display_name":"Parthasarathi Dasgupta","orcid":null},"institutions":[{"id":"https://openalex.org/I71495548","display_name":"Indian Institute of Management Calcutta","ror":"https://ror.org/02zhewk16","country_code":"IN","type":"education","lineage":["https://openalex.org/I71495548"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Parthasarathi Dasgupta","raw_affiliation_strings":["MIS Group, Indian Institute of Management Calcutta, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"MIS Group, Indian Institute of Management Calcutta, Kolkata, India","institution_ids":["https://openalex.org/I71495548"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059700720","display_name":"Debesh K. Das","orcid":"https://orcid.org/0000-0003-1736-1497"},"institutions":[{"id":"https://openalex.org/I170979836","display_name":"Jadavpur University","ror":"https://ror.org/02af4h012","country_code":"IN","type":"education","lineage":["https://openalex.org/I170979836"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Debesh Kumar Das","raw_affiliation_strings":["Jadavpur University, Kolkata, West Bengal, IN"],"affiliations":[{"raw_affiliation_string":"Jadavpur University, Kolkata, West Bengal, IN","institution_ids":["https://openalex.org/I170979836"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101520563"],"corresponding_institution_ids":["https://openalex.org/I170979836"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.2272212,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/merge","display_name":"Merge (version control)","score":0.788118839263916},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6750953793525696},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.5579193830490112},{"id":"https://openalex.org/keywords/lithography","display_name":"Lithography","score":0.555227518081665},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4695729911327362},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4549642503261566},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.43802610039711},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3288193941116333},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1896345019340515},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.12116232514381409}],"concepts":[{"id":"https://openalex.org/C197129107","wikidata":"https://www.wikidata.org/wiki/Q1921621","display_name":"Merge (version control)","level":2,"score":0.788118839263916},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6750953793525696},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.5579193830490112},{"id":"https://openalex.org/C204223013","wikidata":"https://www.wikidata.org/wiki/Q133036","display_name":"Lithography","level":2,"score":0.555227518081665},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4695729911327362},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4549642503261566},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43802610039711},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3288193941116333},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1896345019340515},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.12116232514381409},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2016.8064875","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2016.8064875","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2047561736","https://openalex.org/W2066716951","https://openalex.org/W2074609943","https://openalex.org/W2115795789","https://openalex.org/W2152190733","https://openalex.org/W2156916628","https://openalex.org/W4254569978"],"related_works":["https://openalex.org/W583900352","https://openalex.org/W2357425846","https://openalex.org/W2091329789","https://openalex.org/W1873584906","https://openalex.org/W2376726667","https://openalex.org/W2347826081","https://openalex.org/W4387088711","https://openalex.org/W2558703803","https://openalex.org/W2993278091","https://openalex.org/W2583707817"],"abstract_inverted_index":{"A":[0],"layout":[1,164,177,187,196],"decomposition":[2],"in":[3,175],"Double":[4],"Patterning":[5],"Lithography":[6],"(DPL)":[7],"is":[8,39,68,76,96,165],"considered":[9],"to":[10,31,183],"be":[11,61,139],"potential":[12],"for":[13,128],"processing":[14],"nodes":[15],"at":[16],"or":[17,141],"below":[18],"32":[19],"nm.":[20],"In":[21,49,144],"this":[22,145],"method,":[23],"two":[24],"features":[25,123,135,173],"are":[26,52,87],"assigned":[27],"different":[28,32,56],"colors":[29,57],"corresponding":[30],"exposures":[33],"if":[34],"the":[35,65,71,92,111,116,132,159,163,176,180,194,206,209],"spacing":[36,67],"between":[37],"them":[38],"less":[40,69],"than":[41,70],"a":[42,100,125,129,149,185],"minimum":[43],"value":[44],"defined":[45],"by":[46,90],"design-specific":[47],"rules.":[48],"general,":[50],"there":[51],"cases":[53],"where":[54],"such":[55],"assignment":[58],"may":[59,136],"not":[60,137],"possible":[62],"even":[63,142],"though":[64],"inter-feature":[66],"specified":[72],"minimum.":[73],"This":[74,94],"condition":[75],"often":[77,97],"known":[78],"as":[79,99,107],"color":[80,104],"conflict":[81],"of":[82,113,115,120,122,124,134,155,162,191,208],"adjacent":[83],"features.":[84,93],"Color":[85],"conflicts":[86,105],"traditionally":[88],"resolved":[89],"splitting":[91,121,133],"problem":[95],"modeled":[98],"graph-theoretic":[101],"problem,":[102],"with":[103,152,188,201],"identified":[106],"odd-cycle":[108],"detection,":[109],"and":[110,178],"duplication":[112],"vertices":[114],"graph":[117],"arising":[118],"out":[119],"layout.":[126],"However,":[127],"given":[130],"layout,":[131],"always":[138],"desirable":[140],"feasible.":[143],"paper,":[146],"we":[147],"propose":[148],"merge-only":[150],"technique":[151],"conservative":[153],"application":[154],"de-compaction":[156],"so":[157],"that":[158],"overall":[160,195],"area":[161,197],"minimally":[166],"affected.":[167],"We":[168],"consider":[169],"layouts":[170,204],"having":[171],"rectilinear":[172],"present":[174],"apply":[179],"proposed":[181,210],"algorithm":[182],"obtain":[184],"DPL-compliant":[186],"selective":[189],"use":[190],"stitches":[192],"keeping":[193],"fixed.":[198],"Experimental":[199],"results":[200],"some":[202],"standard":[203],"demonstrate":[205],"effectiveness":[207],"algorithm.":[211]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}