{"id":"https://openalex.org/W2762735958","doi":"https://doi.org/10.1109/isvdat.2016.8064857","title":"An efficient FPGA-based function profiler for embedded system applications","display_name":"An efficient FPGA-based function profiler for embedded system applications","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2762735958","doi":"https://doi.org/10.1109/isvdat.2016.8064857","mag":"2762735958"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2016.8064857","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2016.8064857","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034685759","display_name":"Pavan Kumar Nadimpalli","orcid":null},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Pavan Kumar Nadimpalli","raw_affiliation_strings":["IIIT, Bangalore"],"affiliations":[{"raw_affiliation_string":"IIIT, Bangalore","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020532266","display_name":"Subir Kumar Roy","orcid":"https://orcid.org/0000-0002-3554-1312"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Subir K Roy","raw_affiliation_strings":["IIIT, Bangalore"],"affiliations":[{"raw_affiliation_string":"IIIT, Bangalore","institution_ids":["https://openalex.org/I181514455"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5034685759"],"corresponding_institution_ids":["https://openalex.org/I181514455"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.24788415,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8461430668830872},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7304025888442993},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6731459498405457},{"id":"https://openalex.org/keywords/profiling","display_name":"Profiling (computer programming)","score":0.6321202516555786},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5952736139297485},{"id":"https://openalex.org/keywords/subroutine","display_name":"Subroutine","score":0.4749565124511719},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.4572332799434662},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3957687020301819},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37945833802223206},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2439330518245697}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8461430668830872},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7304025888442993},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6731459498405457},{"id":"https://openalex.org/C187191949","wikidata":"https://www.wikidata.org/wiki/Q1138496","display_name":"Profiling (computer programming)","level":2,"score":0.6321202516555786},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5952736139297485},{"id":"https://openalex.org/C96147967","wikidata":"https://www.wikidata.org/wiki/Q190686","display_name":"Subroutine","level":2,"score":0.4749565124511719},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.4572332799434662},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3957687020301819},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37945833802223206},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2439330518245697},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2016.8064857","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2016.8064857","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1624489350","https://openalex.org/W1970032753","https://openalex.org/W2003004308","https://openalex.org/W2057807751","https://openalex.org/W2062143991","https://openalex.org/W2106230392","https://openalex.org/W2108424055","https://openalex.org/W2135533400","https://openalex.org/W2140156318","https://openalex.org/W2140928152","https://openalex.org/W2145292313","https://openalex.org/W2165687284","https://openalex.org/W2169238357","https://openalex.org/W2493328864","https://openalex.org/W2540839127","https://openalex.org/W6676552710"],"related_works":["https://openalex.org/W2391861012","https://openalex.org/W2488336788","https://openalex.org/W4285469493","https://openalex.org/W1593224248","https://openalex.org/W2375766869","https://openalex.org/W2080384954","https://openalex.org/W4382519933","https://openalex.org/W1485756991","https://openalex.org/W2376218453","https://openalex.org/W2984236338"],"abstract_inverted_index":{"Modern":[0],"embedded":[1],"systems":[2],"are":[3],"typically":[4],"implemented":[5,93],"using":[6],"both":[7,150],"programmable":[8,34],"processors":[9,35],"and":[10,29,36,82,121,198],"application":[11,37,42,51,89,115,169],"specific":[12,38,90],"hardware":[13,39,188],"in":[14,54,87,147,190],"order":[15],"to":[16,44,61,78,136,171,204,208],"meet":[17],"real":[18],"time":[19],"design":[20],"goals,":[21],"besides":[22],"other":[23,176],"metrics,":[24],"such":[25],"as,":[26,156],"performance,":[27],"area":[28],"cost.":[30,159],"The":[31],"availability":[32],"of":[33,48,67,113,125,130,142,149,194],"enables":[40,105],"an":[41,96,165],"architect":[43],"partition":[45],"the":[46,49,76,83,111,114,126,131,140,151,157,187,191,206],"execution":[47,112],"given":[50],"code":[52,116],"(specified":[53],"some":[55],"high-level":[56],"language)":[57],"optimally;":[58],"so":[59],"as":[60,63,95,154],"execute":[62],"large":[64],"a":[65,101,119],"portion":[66],"it,":[68],"which":[69],"is":[70,139,200],"timing":[71,84],"or":[72,98,145],"performance":[73],"non-critical,":[74],"on":[75,118],"processor":[77,120,197],"lower":[79],"implementation":[80,193],"cost":[81,141],"critical":[85],"rest,":[86],"expensive":[88],"digital":[91],"hardware,":[92],"either":[94],"ASIC":[97],"programmed":[99],"into":[100],"FPGA.":[102],"Profiling":[103],"tools":[104],"this":[106,161,173],"optimal":[107],"partitioning":[108],"by":[109],"monitoring":[110],"running":[117],"capturing":[122],"different":[123],"characteristics":[124],"program":[127],"execution.":[128],"One":[129],"important":[132],"aspect":[133],"that":[134],"needs":[135],"be":[137],"profiled":[138],"executing":[143],"functions":[144],"subroutines,":[146],"terms":[148],"computational":[152],"cost,":[153],"well":[155],"communication":[158],"In":[160],"paper":[162],"we":[163],"present":[164],"efficient,":[166],"non-intrusive":[167],"FPGA-based":[168],"profiler":[170,207],"address":[172],"aspect.":[174],"Unlike":[175],"profilers,":[177],"our":[178],"proposed":[179],"approach":[180],"does":[181],"not":[182],"involve":[183],"any":[184,195,202,210],"modification":[185],"at":[186],"level":[189],"actual":[192],"chosen":[196],"neither":[199],"there":[201],"need":[203],"re-synthesize":[205],"profile":[209],"new":[211],"application.":[212]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}