{"id":"https://openalex.org/W1597614024","doi":"https://doi.org/10.1109/isvdat.2015.7208149","title":"Designing efficient combinational compression architecture for testing industrial circuits","display_name":"Designing efficient combinational compression architecture for testing industrial circuits","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1597614024","doi":"https://doi.org/10.1109/isvdat.2015.7208149","mag":"1597614024"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2015.7208149","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208149","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041100073","display_name":"Anshuman Chandra","orcid":"https://orcid.org/0000-0002-2686-3918"},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":true,"raw_author_name":"A. Chandra","raw_affiliation_strings":["Synopsys, Inc., Mountain View, CA, USA","Synopsys, Inc., 700 E. Middlefield Rd., Mountain View, CA, 94043, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys, Inc., 700 E. Middlefield Rd., Mountain View, CA, 94043, USA#TAB#","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013820478","display_name":"Santosh Kulkarni","orcid":"https://orcid.org/0000-0003-3428-1798"},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"S. Kulkarni","raw_affiliation_strings":["Synopsys, Inc., Mountain View, CA, USA","Synopsys, Inc., 700 E. Middlefield Rd., Mountain View, CA, 94043, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys, Inc., 700 E. Middlefield Rd., Mountain View, CA, 94043, USA#TAB#","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053635767","display_name":"Subramanian Chebiyam","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"S. Chebiyam","raw_affiliation_strings":["Synopsys, Inc., Mountain View, CA, USA","Synopsys, Inc., 700 E. Middlefield Rd., Mountain View, CA, 94043, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys, Inc., 700 E. Middlefield Rd., Mountain View, CA, 94043, USA#TAB#","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113108497","display_name":"R. Kapur","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"R. Kapur","raw_affiliation_strings":["Synopsys, Inc., Mountain View, CA, USA","Synopsys, Inc., 700 E. Middlefield Rd., Mountain View, CA, 94043, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys, Inc., 700 E. Middlefield Rd., Mountain View, CA, 94043, USA#TAB#","institution_ids":["https://openalex.org/I1335490905"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5041100073"],"corresponding_institution_ids":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"],"apc_list":null,"apc_paid":null,"fwci":1.2919,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.78967288,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.7999906539916992},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7090891599655151},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7043207883834839},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.639634907245636},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.5702280402183533},{"id":"https://openalex.org/keywords/compression","display_name":"Compression (physics)","score":0.541917622089386},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.49100854992866516},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.47923925518989563},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.44251111149787903},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4373883605003357},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.43204256892204285},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4280150830745697},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4034261703491211},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.348366916179657},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3083909749984741},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.2639029324054718},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.24384954571723938},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2031666338443756},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20008409023284912},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.06830576062202454}],"concepts":[{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.7999906539916992},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7090891599655151},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7043207883834839},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.639634907245636},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.5702280402183533},{"id":"https://openalex.org/C180016635","wikidata":"https://www.wikidata.org/wiki/Q2712821","display_name":"Compression (physics)","level":2,"score":0.541917622089386},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.49100854992866516},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.47923925518989563},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.44251111149787903},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4373883605003357},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.43204256892204285},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4280150830745697},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4034261703491211},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.348366916179657},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3083909749984741},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.2639029324054718},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.24384954571723938},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2031666338443756},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20008409023284912},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.06830576062202454},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2015.7208149","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208149","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5899999737739563}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1985440524","https://openalex.org/W2073307569","https://openalex.org/W2097417935","https://openalex.org/W2101900253","https://openalex.org/W2104107023","https://openalex.org/W2104920289","https://openalex.org/W2106186395","https://openalex.org/W2110267158","https://openalex.org/W2113528815","https://openalex.org/W2115658300","https://openalex.org/W2118922141","https://openalex.org/W2123172689","https://openalex.org/W2127737927","https://openalex.org/W2131803874","https://openalex.org/W2135627440","https://openalex.org/W2144503280","https://openalex.org/W2147083788","https://openalex.org/W2168755502","https://openalex.org/W2171732829","https://openalex.org/W4210799017","https://openalex.org/W4249647124"],"related_works":["https://openalex.org/W1581610324","https://openalex.org/W2129124567","https://openalex.org/W2167571917","https://openalex.org/W3088373974","https://openalex.org/W2620614665","https://openalex.org/W2146547687","https://openalex.org/W2049913894","https://openalex.org/W2801332551","https://openalex.org/W2127184179","https://openalex.org/W2053311960"],"abstract_inverted_index":{"As":[0],"scan":[1,27,51],"compression":[2,30,55,66],"matures,":[3],"the":[4,37],"focus":[5],"is":[6,70,77],"changing":[7],"from":[8,49],"delivering":[9,41,90],"QoR":[10],"to":[11,54,79],"other":[12],"pressing":[13],"requirements":[14,82],"like":[15],"hierarchical":[16],"DFT":[17],"implementation,":[18],"pin-limited":[19],"test":[20,53,65,92,96],"and":[21,95],"enabling":[22],"high":[23],"speed":[24],"shifting":[25],"of":[26],"chains.":[28],"Combinational":[29],"schemes":[31],"have":[32],"had":[33],"great":[34],"success":[35],"in":[36,40],"last":[38],"decade":[39],"a":[42,46,61],"solution":[43],"that":[44,74],"provided":[45],"fast":[47],"transition":[48],"traditional":[50],"based":[52,56],"test.":[57],"In":[58],"this":[59,75],"paper,":[60],"more":[62],"efficient":[63],"combinational":[64],"technique":[67],"called":[68],"zScan":[69],"presented.":[71],"We":[72],"show":[73],"technology":[76],"able":[78],"meet":[80],"tough":[81],"demanded":[83],"by":[84],"todays":[85],"system-on-a-chip":[86],"(SoC)":[87],"designs":[88],"while":[89],"competitive":[91],"data":[93],"volume":[94],"application":[97],"time":[98],"reduction.":[99]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}