{"id":"https://openalex.org/W1601832081","doi":"https://doi.org/10.1109/isvdat.2015.7208133","title":"Analysis and design guidelines for customized logic families in CMOS","display_name":"Analysis and design guidelines for customized logic families in CMOS","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1601832081","doi":"https://doi.org/10.1109/isvdat.2015.7208133","mag":"1601832081"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2015.7208133","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208133","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045550406","display_name":"Namrata Singh","orcid":null},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]},{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Namrata Singh","raw_affiliation_strings":["Department of Electronics and Communication, IIIT Delhi"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication, IIIT Delhi","institution_ids":["https://openalex.org/I119939252","https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012777677","display_name":"Sujay Deb","orcid":"https://orcid.org/0000-0002-6247-8718"},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]},{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sujay Deb","raw_affiliation_strings":["Department of Electronics and Communication, IIIT Delhi"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication, IIIT Delhi","institution_ids":["https://openalex.org/I119939252","https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5045550406"],"corresponding_institution_ids":["https://openalex.org/I119939252","https://openalex.org/I68891433"],"apc_list":null,"apc_paid":null,"fwci":0.5919,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.71149367,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.7681536674499512},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.7064367532730103},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6695442199707031},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6293620467185974},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6112514138221741},{"id":"https://openalex.org/keywords/dynamic-logic","display_name":"Dynamic logic (digital electronics)","score":0.5924736261367798},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5692936182022095},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.5613963603973389},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5518338680267334},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.5469496846199036},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.5441499948501587},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5374522805213928},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.5364222526550293},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.45342445373535156},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32399410009384155},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.317111074924469},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.2881086468696594},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2685418725013733},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1676982343196869},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.14834177494049072}],"concepts":[{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.7681536674499512},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.7064367532730103},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6695442199707031},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6293620467185974},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6112514138221741},{"id":"https://openalex.org/C2777796570","wikidata":"https://www.wikidata.org/wiki/Q2351326","display_name":"Dynamic logic (digital electronics)","level":4,"score":0.5924736261367798},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5692936182022095},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.5613963603973389},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5518338680267334},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.5469496846199036},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.5441499948501587},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5374522805213928},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.5364222526550293},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.45342445373535156},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32399410009384155},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.317111074924469},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2881086468696594},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2685418725013733},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1676982343196869},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.14834177494049072}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2015.7208133","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208133","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1555253106","https://openalex.org/W2000260960","https://openalex.org/W2009152466","https://openalex.org/W2102653533","https://openalex.org/W2117956094","https://openalex.org/W2150090234","https://openalex.org/W2162211138","https://openalex.org/W2284990248","https://openalex.org/W4251013638","https://openalex.org/W4285719527","https://openalex.org/W6695475781"],"related_works":["https://openalex.org/W2084524856","https://openalex.org/W2102653533","https://openalex.org/W2178512053","https://openalex.org/W2058718664","https://openalex.org/W4242766712","https://openalex.org/W2155174752","https://openalex.org/W2112242076","https://openalex.org/W1995177342","https://openalex.org/W2082591327","https://openalex.org/W1601832081"],"abstract_inverted_index":{"The":[0,71,86,167,225],"power,":[1],"speed,":[2,81],"area":[3,82,215],"and":[4,30,69,83,102,136,163,169,181,214,220],"energy":[5,84],"constraints":[6],"are":[7,75],"the":[8,17,41,56,79,172,229,232,239],"major":[9],"user":[10,42,240],"concerns,":[11],"when":[12],"it":[13],"comes":[14],"to":[15,39,43,77,99,108],"choosing":[16],"appropriate":[18],"logic":[19,28,37,73,90,124,130,143,179,185,191,234],"family":[20,235],"for":[21,60,65,160,205,216],"new":[22],"applications.":[23],"This":[24,119],"paper":[25,120,226],"introduces":[26,91,121],"customizable":[27,233],"families":[29,74],"presents":[31],"a":[32,45,150,157],"comparative":[33],"analysis":[34,230],"of":[35,55,88,96,171,210,231],"such":[36],"families,":[38],"enable":[40],"make":[44],"robust":[46],"choice.":[47],"Energy":[48],"efficiency":[49],"has":[50,193],"been":[51,117,194],"identified":[52],"as":[53],"one":[54],"most":[57],"required":[58],"features":[59],"modern":[61],"electronic":[62],"systems":[63],"designed":[64],"achieving":[66],"high":[67],"performance":[68],"portability.":[70],"existing":[72],"modified":[76],"improve":[78],"performance,":[80],"efficiency.":[85],"use":[87],"Domino":[89],"many":[92],"design":[93,168,236],"risks":[94],"because":[95],"its":[97],"sensitivity":[98],"noise,":[100],"circuit":[101],"layout":[103],"topologies.":[104],"Some":[105],"possible":[106],"solutions":[107],"alleviate":[109],"these":[110],"problems":[111],"(precharge,":[112],"charge":[113],"leakage":[114],"etc.)":[115],"have":[116,149],"discussed.":[118],"reduced":[122],"swing":[123,190],"style":[125],"called":[126],"dynamic":[127],"current":[128,141,152,177],"mode":[129,142,178],"(DyCML)":[131],"that":[132],"reduces":[133],"both":[134],"gate":[135],"interconnect":[137],"power":[138,211],"dissipation.":[139],"Unlike":[140],"circuits,":[144],"DyCML":[145,156],"gates":[146],"do":[147],"not":[148],"static":[151,183],"source,":[153],"which":[154],"makes":[155],"good":[158],"candidate":[159],"portable":[161],"devices":[162],"battery":[164],"powered":[165],"systems.":[166],"optimization":[170],"circuits":[173],"namely":[174],"domino":[175],"logic,":[176],"(CML)":[180],"differential":[182,187],"CMOS":[184],"or":[186],"cascode":[188],"voltage":[189],"(DCVSL)":[192],"proposed":[195],"on":[196,204,228,238],"basic":[197],"180nm":[198],"technology.":[199],"It":[200],"could":[201],"be":[202],"worked":[203],"better":[206],"results":[207],"in":[208,223],"terms":[209],"dissipation,":[212],"delay":[213],"65nm,":[217],"45nm,":[218],"35nm":[219],"other":[221],"technologies":[222],"future.":[224],"focuses":[227],"based":[237],"requirement.":[241]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}