{"id":"https://openalex.org/W1547917585","doi":"https://doi.org/10.1109/isvdat.2015.7208101","title":"Parallel two step random walk algorithm to analyze VLSI power grid networks","display_name":"Parallel two step random walk algorithm to analyze VLSI power grid networks","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1547917585","doi":"https://doi.org/10.1109/isvdat.2015.7208101","mag":"1547917585"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2015.7208101","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208101","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103214953","display_name":"Satyabrata Dash","orcid":"https://orcid.org/0000-0002-8406-2043"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Satyabrata Dash","raw_affiliation_strings":["Department of Electronics and Electrical Engineering","Department of Electronics and Electrical Engineering, Indian Institute of Technology, Guwahati"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering","institution_ids":[]},{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, Indian Institute of Technology, Guwahati","institution_ids":["https://openalex.org/I1317621060"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038533527","display_name":"Vivek Bangera","orcid":null},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vivek Bangera","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai","Department of Electrical Engineering Indian Institute of Technology Bombay, Mumbai#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai","institution_ids":["https://openalex.org/I162827531"]},{"raw_affiliation_string":"Department of Electrical Engineering Indian Institute of Technology Bombay, Mumbai#TAB#","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005184250","display_name":"Vinay Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vinay B. Y. Kumar","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai","Department of Electrical Engineering Indian Institute of Technology Bombay, Mumbai#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai","institution_ids":["https://openalex.org/I162827531"]},{"raw_affiliation_string":"Department of Electrical Engineering Indian Institute of Technology Bombay, Mumbai#TAB#","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084072609","display_name":"Gaurav Trivedi","orcid":"https://orcid.org/0000-0003-2189-3656"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Gaurav Trivedi","raw_affiliation_strings":["Centre for Advanced Computing, Indian Institute of Technology, Guwahati","Department of Electronics and Electrical Engineering, Indian Institute of Technology, Guwahati"],"affiliations":[{"raw_affiliation_string":"Centre for Advanced Computing, Indian Institute of Technology, Guwahati","institution_ids":["https://openalex.org/I1317621060"]},{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, Indian Institute of Technology, Guwahati","institution_ids":["https://openalex.org/I1317621060"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011009172","display_name":"Sachin Patkar","orcid":"https://orcid.org/0009-0003-6053-6886"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sachin B. Patkar","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai","Department of Electrical Engineering Indian Institute of Technology Bombay, Mumbai#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai","institution_ids":["https://openalex.org/I162827531"]},{"raw_affiliation_string":"Department of Electrical Engineering Indian Institute of Technology Bombay, Mumbai#TAB#","institution_ids":["https://openalex.org/I162827531"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5103214953"],"corresponding_institution_ids":["https://openalex.org/I1317621060"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.02545052,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"e87 a","issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7588467001914978},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6685833930969238},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.5957670211791992},{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.5761228203773499},{"id":"https://openalex.org/keywords/grid-network","display_name":"Grid network","score":0.5439907908439636},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.48942962288856506},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.48059675097465515},{"id":"https://openalex.org/keywords/random-walk","display_name":"Random walk","score":0.47921496629714966},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4642987847328186},{"id":"https://openalex.org/keywords/voltage-drop","display_name":"Voltage drop","score":0.4591398239135742},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4053083062171936},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3598427176475525},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19394508004188538},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18812668323516846},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13346251845359802},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12848347425460815},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08290141820907593}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7588467001914978},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6685833930969238},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.5957670211791992},{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.5761228203773499},{"id":"https://openalex.org/C24337046","wikidata":"https://www.wikidata.org/wiki/Q4394138","display_name":"Grid network","level":3,"score":0.5439907908439636},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.48942962288856506},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.48059675097465515},{"id":"https://openalex.org/C121194460","wikidata":"https://www.wikidata.org/wiki/Q856741","display_name":"Random walk","level":2,"score":0.47921496629714966},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4642987847328186},{"id":"https://openalex.org/C82178898","wikidata":"https://www.wikidata.org/wiki/Q166839","display_name":"Voltage drop","level":3,"score":0.4591398239135742},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4053083062171936},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3598427176475525},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19394508004188538},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18812668323516846},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13346251845359802},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12848347425460815},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08290141820907593},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2015.7208101","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208101","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6100000143051147,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1487769378","https://openalex.org/W2061677511","https://openalex.org/W2099647435","https://openalex.org/W2115314588","https://openalex.org/W2135330947","https://openalex.org/W2135384079","https://openalex.org/W4256354365","https://openalex.org/W6679942403"],"related_works":["https://openalex.org/W2108172432","https://openalex.org/W2119232911","https://openalex.org/W2143381869","https://openalex.org/W4245545105","https://openalex.org/W121910558","https://openalex.org/W4255681223","https://openalex.org/W1987230547","https://openalex.org/W3215613000","https://openalex.org/W653153512","https://openalex.org/W2138550049"],"abstract_inverted_index":{"With":[0],"the":[1,9,26,59,87,106,116,150,154,158],"growing":[2],"complexity":[3],"of":[4,8,29,61,82,92,119,125,153,160,166],"electronics":[5],"circuits,":[6],"one":[7],"most":[10],"critical":[11],"task":[12],"for":[13,25,86,115,139,157],"a":[14,20,76,93,113],"circuit":[15],"designer":[16],"is":[17,33,66,128,131,144],"to":[18,69,80,101,149],"design":[19],"suitable":[21,107],"power":[22,37,52,63,94,120,163],"distribution":[23,38],"network":[24,39,65,122,165],"desired":[27],"functioning":[28],"electronic":[30],"circuits.":[31],"This":[32,142],"accomplished":[34],"by":[35],"analyzing":[36],"so":[40],"that":[41,46],"hotspots":[42],"(lower":[43],"supply":[44],"voltages":[45],"cause":[47],"excessive":[48],"voltage":[49],"drop)":[50],"on":[51,75,133],"rails":[53],"can":[54],"be":[55,70,102],"determined":[56],"efficiently.":[57],"Usually":[58],"size":[60,167],"VLSI":[62],"grid":[64,95,121,164],"too":[67],"big":[68],"analyzed":[71],"accurately":[72],"and":[73,89],"efficiently":[74],"single":[77],"computer":[78],"due":[79],"lack":[81],"computing":[83,108],"resources.":[84],"Thus,":[85],"efficient":[88,117],"accurate":[90],"analysis":[91,118,159],"network,":[96],"an":[97],"appropriate":[98],"methodology":[99],"need":[100],"adopted":[103],"along":[104],"with":[105,171],"environment.":[109],"In":[110],"this":[111],"paper,":[112],"method":[114,143],"(in":[123],"terms":[124],"performance":[126],"only)":[127],"proposed":[129],"which":[130],"based":[132],"parallel":[134],"random":[135],"walk":[136],"algorithm":[137,155],"designed":[138],"many-core":[140],"architectures.":[141],"203\u00d7":[145],"faster":[146],"as":[147],"compared":[148],"sequential":[151],"version":[152],"used":[156],"randomly":[161],"generated":[162],"25":[168],"million":[169],"nodes":[170],"less":[172],"than":[173],"5%":[174],"error.":[175]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}