{"id":"https://openalex.org/W1528994582","doi":"https://doi.org/10.1109/isvdat.2015.7208097","title":"Analysis of stability and different speed boosting assist techniques towards the design and optimization of high speed SRAM cell","display_name":"Analysis of stability and different speed boosting assist techniques towards the design and optimization of high speed SRAM cell","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1528994582","doi":"https://doi.org/10.1109/isvdat.2015.7208097","mag":"1528994582"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2015.7208097","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208097","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101568386","display_name":"Rohan Sinha","orcid":"https://orcid.org/0000-0002-6993-0498"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]},{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Rohan Sinha","raw_affiliation_strings":["Department of Electronics and Communications Engineering, IIIT Delhi, New Delhi, India","Department of Electronics and Communications Engineering, IIIT-Delhi, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications Engineering, IIIT Delhi, New Delhi, India","institution_ids":["https://openalex.org/I119939252","https://openalex.org/I68891433"]},{"raw_affiliation_string":"Department of Electronics and Communications Engineering, IIIT-Delhi, New Delhi, India","institution_ids":["https://openalex.org/I119939252","https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047786133","display_name":"Pranay Samanta","orcid":null},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]},{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pranay Samanta","raw_affiliation_strings":["Department of Electronics and Communications Engineering, IIIT Delhi, New Delhi, India","Department of Electronics and Communications Engineering, IIIT-Delhi, New Delhi, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications Engineering, IIIT Delhi, New Delhi, India","institution_ids":["https://openalex.org/I119939252","https://openalex.org/I68891433"]},{"raw_affiliation_string":"Department of Electronics and Communications Engineering, IIIT-Delhi, New Delhi, India","institution_ids":["https://openalex.org/I119939252","https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5101568386"],"corresponding_institution_ids":["https://openalex.org/I119939252","https://openalex.org/I68891433"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.02252686,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"41","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6932401657104492},{"id":"https://openalex.org/keywords/controllability","display_name":"Controllability","score":0.6708589196205139},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.6557432413101196},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6352484822273254},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6334044933319092},{"id":"https://openalex.org/keywords/boosting","display_name":"Boosting (machine learning)","score":0.6191472411155701},{"id":"https://openalex.org/keywords/stability","display_name":"Stability (learning theory)","score":0.5890276432037354},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.583463191986084},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5474042892456055},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5061857104301453},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5000481605529785},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.432290643453598},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4196927845478058},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.3973623216152191},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33084964752197266},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08107754588127136},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.06686890125274658}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6932401657104492},{"id":"https://openalex.org/C48209547","wikidata":"https://www.wikidata.org/wiki/Q1331104","display_name":"Controllability","level":2,"score":0.6708589196205139},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.6557432413101196},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6352484822273254},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6334044933319092},{"id":"https://openalex.org/C46686674","wikidata":"https://www.wikidata.org/wiki/Q466303","display_name":"Boosting (machine learning)","level":2,"score":0.6191472411155701},{"id":"https://openalex.org/C112972136","wikidata":"https://www.wikidata.org/wiki/Q7595718","display_name":"Stability (learning theory)","level":2,"score":0.5890276432037354},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.583463191986084},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5474042892456055},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5061857104301453},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5000481605529785},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.432290643453598},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4196927845478058},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.3973623216152191},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33084964752197266},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08107754588127136},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.06686890125274658},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2015.7208097","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208097","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7799999713897705,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1566916904","https://openalex.org/W1589130434","https://openalex.org/W1979375376","https://openalex.org/W2002612140","https://openalex.org/W2109458212","https://openalex.org/W2155153274","https://openalex.org/W2157024459","https://openalex.org/W2168101540","https://openalex.org/W2172203429","https://openalex.org/W6676534250"],"related_works":["https://openalex.org/W2119312496","https://openalex.org/W4247460323","https://openalex.org/W2537086382","https://openalex.org/W2107909712","https://openalex.org/W2153162275","https://openalex.org/W2079259690","https://openalex.org/W789543267","https://openalex.org/W2075972383","https://openalex.org/W2108986771","https://openalex.org/W2094295436"],"abstract_inverted_index":{"Cell":[0],"stability":[1,36,44,92],"with":[2],"efficient":[3],"operation":[4],"are":[5,27,81,96],"the":[6,11,30,34,42,47,70,85,90,102],"two":[7],"major":[8,31],"concerns":[9],"towards":[10],"design":[12,63],"of":[13,29,49,69,89],"SRAM":[14,56],"bit":[15,71],"cells":[16],"in":[17,53,76,98],"sub":[18],"nanometer":[19],"CMOS":[20,108],"technologies.":[21],"Supply":[22],"scaling,":[23],"intra-die":[24],"parameter":[25],"variations":[26],"some":[28],"factors":[32],"governing":[33],"cell":[35,57,72],"and":[37,46,101],"controllability.":[38],"This":[39],"paper":[40],"analyses":[41],"different":[43,91],"criteria":[45],"effect":[48],"various":[50],"assist":[51],"techniques":[52],"designing":[54],"a":[55],"for":[58,66,83],"high":[59],"speed":[60],"operation.":[61],"The":[62,94],"steps":[64],"required":[65],"proper":[67],"sizing":[68],"is":[73,106],"also":[74],"explained":[75],"detail.":[77],"Monte":[78],"Carlo":[79],"simulations":[80,95],"done":[82,97],"calculating":[84],"six":[86],"sigma":[87],"variation":[88],"parameters.":[93],"ELDO":[99],"Spice":[100],"process":[103],"technology":[104],"used":[105],"65nm":[107],"process.":[109]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}