{"id":"https://openalex.org/W1482848577","doi":"https://doi.org/10.1109/isvdat.2015.7208095","title":"Area compact 5T portless SRAM cell for high density cache in 65nm CMOS","display_name":"Area compact 5T portless SRAM cell for high density cache in 65nm CMOS","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1482848577","doi":"https://doi.org/10.1109/isvdat.2015.7208095","mag":"1482848577"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2015.7208095","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208095","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074500463","display_name":"Jitendra Kumar Yadav","orcid":"https://orcid.org/0000-0003-4167-2412"},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Jitendra Kumar Yadav","raw_affiliation_strings":["IIITD"],"affiliations":[{"raw_affiliation_string":"IIITD","institution_ids":["https://openalex.org/I119939252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082248389","display_name":"Pallavi Das","orcid":null},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pallavi Das","raw_affiliation_strings":["IIITD"],"affiliations":[{"raw_affiliation_string":"IIITD","institution_ids":["https://openalex.org/I119939252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050387442","display_name":"Abhinav Jain","orcid":"https://orcid.org/0000-0001-7993-169X"},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Abhinav Jain","raw_affiliation_strings":["IIITD"],"affiliations":[{"raw_affiliation_string":"IIITD","institution_ids":["https://openalex.org/I119939252"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063583051","display_name":"Anuj Grover","orcid":"https://orcid.org/0000-0002-6057-4984"},"institutions":[{"id":"https://openalex.org/I4210124177","display_name":"STMicroelectronics (Czechia)","ror":"https://ror.org/03c7ss521","country_code":"CZ","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210124177"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Anuj Grover","raw_affiliation_strings":["STMicroelectronics"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics","institution_ids":["https://openalex.org/I4210124177"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5074500463"],"corresponding_institution_ids":["https://openalex.org/I119939252"],"apc_list":null,"apc_paid":null,"fwci":0.5919,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.70557871,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9038081169128418},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7534931898117065},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5668230056762695},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.553745687007904},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.5009794235229492},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4965110421180725},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4494549334049225},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3722609281539917},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26045888662338257},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2258908748626709},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.1595526933670044},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.10024788975715637},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.0758761465549469},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.06916642189025879}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9038081169128418},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7534931898117065},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5668230056762695},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.553745687007904},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.5009794235229492},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4965110421180725},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4494549334049225},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3722609281539917},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26045888662338257},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2258908748626709},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.1595526933670044},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.10024788975715637},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0758761465549469},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.06916642189025879},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2015.7208095","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208095","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1496316476","https://openalex.org/W1591251167","https://openalex.org/W2012425504","https://openalex.org/W2106507957","https://openalex.org/W2123085386","https://openalex.org/W2131833150","https://openalex.org/W2134381039","https://openalex.org/W2143435678","https://openalex.org/W2166120941","https://openalex.org/W2397682474","https://openalex.org/W4232414169","https://openalex.org/W6635431292"],"related_works":["https://openalex.org/W2186949690","https://openalex.org/W2167303720","https://openalex.org/W2497617944","https://openalex.org/W3019064768","https://openalex.org/W1563139915","https://openalex.org/W3019683061","https://openalex.org/W2061075966","https://openalex.org/W3147501184","https://openalex.org/W4256652509","https://openalex.org/W2109715593"],"abstract_inverted_index":{"High":[0],"performance":[1,42,69,92],"SOC":[2,15],"contains":[3],"considerable":[4],"amount":[5],"of":[6,13,22,44,73],"SRAM":[7,47,62,100],"memory":[8],"occupying":[9],"more":[10],"than":[11],"60%":[12],"total":[14],"area.":[16],"In":[17,49],"CMOS":[18,66],"process":[19],"scaling":[20],"down":[21],"feature":[23],"size":[24],"enables":[25],"higher":[26],"density":[27,33],"and":[28,41,70],"lower":[29],"cost":[30],"but":[31],"high":[32],"array":[34],"has":[35,82],"significant":[36,91],"impact":[37],"on":[38],"manufacturing":[39],"yield":[40],"parameters":[43],"conventional":[45,98],"6T":[46,99],"cell.":[48,101],"this":[50],"paper":[51],"we":[52],"have":[53,76,85],"presented":[54],"an":[55],"alternate":[56],"area":[57,87],"compact":[58],"5":[59],"transistor":[60],"portless":[61],"cell":[63,75,81],"in":[64],"65nm":[65],"technology.":[67],"Various":[68],"reliability":[71],"issues":[72],"5T":[74,80],"been":[77],"addressed.":[78],"This":[79],"shown":[83],"to":[84,96],"20-30%":[86],"reduction":[88],"without":[89],"any":[90],"degradation":[93],"as":[94],"compared":[95],"the":[97]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2018,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}