{"id":"https://openalex.org/W1493047715","doi":"https://doi.org/10.1109/isvdat.2015.7208092","title":"Squarer design with reduced area and delay","display_name":"Squarer design with reduced area and delay","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1493047715","doi":"https://doi.org/10.1109/isvdat.2015.7208092","mag":"1493047715"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2015.7208092","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208092","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014459472","display_name":"Arindam Banerjee","orcid":"https://orcid.org/0000-0002-7856-5699"},"institutions":[{"id":"https://openalex.org/I77501641","display_name":"University of Kalyani","ror":"https://ror.org/03v783k16","country_code":"IN","type":"education","lineage":["https://openalex.org/I77501641"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Arindam Banerjee","raw_affiliation_strings":["Dept. of ECE, JIS College of Engineering, Kalyani, Nadia West Bengal, India","Department of ECE, JIS College of Engineering, Kalyani, Nadia, West Bengal, India"],"affiliations":[{"raw_affiliation_string":"Dept. of ECE, JIS College of Engineering, Kalyani, Nadia West Bengal, India","institution_ids":["https://openalex.org/I77501641"]},{"raw_affiliation_string":"Department of ECE, JIS College of Engineering, Kalyani, Nadia, West Bengal, India","institution_ids":["https://openalex.org/I77501641"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059700720","display_name":"Debesh K. Das","orcid":"https://orcid.org/0000-0003-1736-1497"},"institutions":[{"id":"https://openalex.org/I170979836","display_name":"Jadavpur University","ror":"https://ror.org/02af4h012","country_code":"IN","type":"education","lineage":["https://openalex.org/I170979836"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Debesh Kumar Das","raw_affiliation_strings":["Dept. of CSE, Jadavpur University, Jadavpur, Kolkata-32 West Bengal, India","[Dept. of CSE, Jadavpur University, Jadavpur, Kolkata-32 West Bengal, India]"],"affiliations":[{"raw_affiliation_string":"Dept. of CSE, Jadavpur University, Jadavpur, Kolkata-32 West Bengal, India","institution_ids":["https://openalex.org/I170979836"]},{"raw_affiliation_string":"[Dept. of CSE, Jadavpur University, Jadavpur, Kolkata-32 West Bengal, India]","institution_ids":["https://openalex.org/I170979836"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5014459472"],"corresponding_institution_ids":["https://openalex.org/I77501641"],"apc_list":null,"apc_paid":null,"fwci":0.1973,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.55371622,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.625228762626648}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.625228762626648}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2015.7208092","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208092","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8299999833106995,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1480749645","https://openalex.org/W1572448354","https://openalex.org/W1971026607","https://openalex.org/W1988014574","https://openalex.org/W2024747777","https://openalex.org/W2038017522","https://openalex.org/W2073393819","https://openalex.org/W2099662985","https://openalex.org/W2108020882","https://openalex.org/W2144398730","https://openalex.org/W2158413252","https://openalex.org/W2170150408","https://openalex.org/W2539796380","https://openalex.org/W6634232482","https://openalex.org/W6642711516","https://openalex.org/W6659956628"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2478288626","https://openalex.org/W4391913857","https://openalex.org/W2350741829","https://openalex.org/W2530322880"],"abstract_inverted_index":{"Digital":[0,8],"multiplier":[1,25],"and":[2,11,18,84],"squarer":[3,38],"circuits":[4],"are":[5,20,39,42],"indispensable":[6],"in":[7,28,119],"signal":[9],"processing":[10],"cryptography.":[12],"In":[13],"many":[14,64],"mathematical":[15],"computations,":[16],"squaring":[17,53,94],"cubing":[19],"frequently":[21],"used.":[22],"Generally":[23],"the":[24,33,37,46,50,55,61,69,74,115],"is":[26],"used":[27,102],"computing":[29],"square.":[30],"Using":[31],"multiplier,":[32],"partial":[34,65],"products":[35,66],"of":[36,52,63],"generated":[40],"which":[41],"added":[43],"to":[44,76,106],"achieve":[45,107],"final":[47],"output.":[48],"But":[49],"implementation":[51],"has":[54],"advantage":[56],"that":[57],"we":[58],"can":[59],"avoid":[60],"generation":[62],"by":[67],"eliminating":[68],"redundant":[70],"bits,":[71],"thus":[72],"resulting":[73],"circuit":[75],"be":[77],"simpler":[78],"with":[79,96,114],"less":[80,97],"hardware,":[81],"propagation":[82],"delay":[83],"power":[85],"consumption.":[86],"Our":[87],"work":[88,117],"proposes":[89],"an":[90],"efficient":[91],"algorithm":[92],"for":[93],"techniques":[95],"hardware":[98],"cost.":[99],"We":[100],"have":[101],"literals":[103],"minimization":[104],"technique":[105,111],"our":[108],"design.":[109],"This":[110],"compares":[112],"favourably":[113],"recent":[116],"[1]":[118],"this":[120],"area.":[121]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}