{"id":"https://openalex.org/W1566813303","doi":"https://doi.org/10.1109/isvdat.2015.7208088","title":"Partitioning-based test time reduction for core-based 3DICs","display_name":"Partitioning-based test time reduction for core-based 3DICs","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1566813303","doi":"https://doi.org/10.1109/isvdat.2015.7208088","mag":"1566813303"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2015.7208088","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208088","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039922629","display_name":"Sabyasachee Banerjee","orcid":"https://orcid.org/0000-0001-8934-0391"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Sabyasachee Banerjee","raw_affiliation_strings":["Department of Computer Science and Engineering, Heritage Institute of Technology, Kolkata, West Bengal","Department of Computer Science and Engineering, Heritage Institute of Technology, West Bengal, Kolkata 700107"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Heritage Institute of Technology, Kolkata, West Bengal","institution_ids":[]},{"raw_affiliation_string":"Department of Computer Science and Engineering, Heritage Institute of Technology, West Bengal, Kolkata 700107","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033411778","display_name":"Subhashis Majumder","orcid":"https://orcid.org/0000-0002-0849-9016"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Subhashis Majumder","raw_affiliation_strings":["Department of Computer Science and Engineering, Heritage Institute of Technology, Kolkata, West Bengal","Department of Computer Science and Engineering, Heritage Institute of Technology, West Bengal, Kolkata 700107"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Heritage Institute of Technology, Kolkata, West Bengal","institution_ids":[]},{"raw_affiliation_string":"Department of Computer Science and Engineering, Heritage Institute of Technology, West Bengal, Kolkata 700107","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059700720","display_name":"Debesh K. Das","orcid":"https://orcid.org/0000-0003-1736-1497"},"institutions":[{"id":"https://openalex.org/I170979836","display_name":"Jadavpur University","ror":"https://ror.org/02af4h012","country_code":"IN","type":"education","lineage":["https://openalex.org/I170979836"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Debesh K. Das","raw_affiliation_strings":["Department of Computer Science and Engineering, Jadavpur University Jadavpur, Kolkata, India","Department of Computer Science and Engineering, Jadavpur University, Jadavpur, Kolkata-32, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Jadavpur University Jadavpur, Kolkata, India","institution_ids":["https://openalex.org/I170979836"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, Jadavpur University, Jadavpur, Kolkata-32, India","institution_ids":["https://openalex.org/I170979836"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5039922629"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.323,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.56600883,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6631065011024475},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6064388155937195},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5922000408172607},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5587399005889893},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.5237172245979309},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4572332799434662},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.43219679594039917},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4312354028224945},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38421809673309326},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33788615465164185},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32717329263687134},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2565010190010071},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07920482754707336},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07268410921096802}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6631065011024475},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6064388155937195},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5922000408172607},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5587399005889893},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.5237172245979309},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4572332799434662},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.43219679594039917},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4312354028224945},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38421809673309326},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33788615465164185},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32717329263687134},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2565010190010071},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07920482754707336},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07268410921096802},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2015.7208088","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208088","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W20719684","https://openalex.org/W2000243905","https://openalex.org/W2002645608","https://openalex.org/W2022657006","https://openalex.org/W2103022917","https://openalex.org/W2103913559","https://openalex.org/W2104548962","https://openalex.org/W2125474840","https://openalex.org/W2129967550","https://openalex.org/W2151760281","https://openalex.org/W2165642910","https://openalex.org/W2169584262"],"related_works":["https://openalex.org/W2014709025","https://openalex.org/W2155019192","https://openalex.org/W3125341812","https://openalex.org/W1991674760","https://openalex.org/W1668171714","https://openalex.org/W2155297398","https://openalex.org/W3023876411","https://openalex.org/W123152114","https://openalex.org/W2086716781","https://openalex.org/W2022510519"],"abstract_inverted_index":{"To":[0],"maintain":[1],"the":[2,73,76,85,95],"ever":[3],"increasing":[4],"demand":[5],"for":[6],"compaction":[7],"as":[8,10],"well":[9],"performance,":[11],"3D":[12,56],"ICs":[13],"were":[14],"introduced.":[15],"They":[16],"have":[17,71,83],"some":[18],"additional":[19],"advantages":[20],"over":[21],"their":[22],"2D":[23],"counterparts":[24],"in":[25,43],"various":[26],"aspects":[27],"like":[28],"heterogeneous":[29],"integration,":[30],"higher":[31],"frequency,":[32],"lesser":[33],"interconnect":[34],"length":[35],"and":[36,65,82],"increased":[37],"bandwidth.":[38],"Testing":[39],"of":[40,67,90,97],"core-based":[41,55],"dies":[42],"3D-SOCs":[44],"poses":[45],"many":[46],"new":[47],"challenges.":[48],"This":[49],"paper":[50],"describes":[51],"an":[52],"automated":[53],"post-bond":[54],"SOC":[57,79],"testing":[58],"technique,":[59],"under":[60],"constraints":[61],"on":[62,75],"TAM":[63],"width":[64],"number":[66],"available":[68],"TSVs.":[69],"We":[70],"conducted":[72],"experiments":[74],"ITC":[77],"02":[78],"test":[80,86],"benchmarks":[81],"compared":[84,107],"times":[87],"with":[88],"that":[89],"earlier":[91,110],"works":[92],"to":[93,108],"show":[94],"efficacy":[96],"our":[98],"algorithm.":[99],"Our":[100],"partitioning-based":[101],"algorithm":[102],"exhibits":[103],"much":[104],"better":[105],"performance":[106],"its":[109],"counterparts.":[111]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}