{"id":"https://openalex.org/W1524498240","doi":"https://doi.org/10.1109/isvdat.2015.7208080","title":"Simulation and characterization of dual-gate SOI MOSFET, on-chip fabricated with ISFET","display_name":"Simulation and characterization of dual-gate SOI MOSFET, on-chip fabricated with ISFET","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1524498240","doi":"https://doi.org/10.1109/isvdat.2015.7208080","mag":"1524498240"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2015.7208080","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208080","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109879145","display_name":"Jyoti Yadav","orcid":null},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"J Yadav","raw_affiliation_strings":["CSIR-Central Electronics Engineering Research Institute (CEERI), Pilani, India"],"affiliations":[{"raw_affiliation_string":"CSIR-Central Electronics Engineering Research Institute (CEERI), Pilani, India","institution_ids":["https://openalex.org/I41763900"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031083830","display_name":"Soumendu Sinha","orcid":"https://orcid.org/0000-0003-3088-7637"},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]},{"id":"https://openalex.org/I99364266","display_name":"Academy of Scientific and Innovative Research","ror":"https://ror.org/053rcsq61","country_code":"IN","type":"education","lineage":["https://openalex.org/I99364266"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S Sinha","raw_affiliation_strings":["Academy of Scientific and Innovative Research (AcSIR), India","CSIR-Central Electronics Engineering Research Institute (CEERI), Pilani, India"],"affiliations":[{"raw_affiliation_string":"Academy of Scientific and Innovative Research (AcSIR), India","institution_ids":["https://openalex.org/I99364266"]},{"raw_affiliation_string":"CSIR-Central Electronics Engineering Research Institute (CEERI), Pilani, India","institution_ids":["https://openalex.org/I41763900"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101817203","display_name":"Amit Sharma","orcid":"https://orcid.org/0000-0002-6213-0420"},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A Sharma","raw_affiliation_strings":["CSIR-Central Electronics Engineering Research Institute (CEERI), Pilani, India"],"affiliations":[{"raw_affiliation_string":"CSIR-Central Electronics Engineering Research Institute (CEERI), Pilani, India","institution_ids":["https://openalex.org/I41763900"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080520739","display_name":"Rubina Chaudhary","orcid":"https://orcid.org/0000-0002-0486-1022"},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R Chaudhary","raw_affiliation_strings":["CSIR-Central Electronics Engineering Research Institute (CEERI), Pilani, India"],"affiliations":[{"raw_affiliation_string":"CSIR-Central Electronics Engineering Research Institute (CEERI), Pilani, India","institution_ids":["https://openalex.org/I41763900"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025639572","display_name":"Ravindra Mukhiya","orcid":"https://orcid.org/0000-0003-2002-167X"},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R Mukhiya","raw_affiliation_strings":["CSIR-Central Electronics Engineering Research Institute (CEERI), Pilani, India"],"affiliations":[{"raw_affiliation_string":"CSIR-Central Electronics Engineering Research Institute (CEERI), Pilani, India","institution_ids":["https://openalex.org/I41763900"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042476244","display_name":"Rishi Sharma","orcid":"https://orcid.org/0000-0003-3266-4568"},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"R Sharma","raw_affiliation_strings":["CSIR-Central Electronics Engineering Research Institute (CEERI), Pilani, India"],"affiliations":[{"raw_affiliation_string":"CSIR-Central Electronics Engineering Research Institute (CEERI), Pilani, India","institution_ids":["https://openalex.org/I41763900"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109925310","display_name":"V. K. Khanna","orcid":null},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V K Khanna","raw_affiliation_strings":["CSIR-Central Electronics Engineering Research Institute (CEERI), Pilani, India"],"affiliations":[{"raw_affiliation_string":"CSIR-Central Electronics Engineering Research Institute (CEERI), Pilani, India","institution_ids":["https://openalex.org/I41763900"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5109879145"],"corresponding_institution_ids":["https://openalex.org/I41763900"],"apc_list":null,"apc_paid":null,"fwci":0.2002,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.56260647,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11472","display_name":"Analytical Chemistry and Sensors","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1502","display_name":"Bioengineering"},"field":{"id":"https://openalex.org/fields/15","display_name":"Chemical Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11272","display_name":"Nanowire Synthesis and Applications","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.7176439762115479},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.6604416966438293},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5963146686553955},{"id":"https://openalex.org/keywords/isfet","display_name":"ISFET","score":0.5880278944969177},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.5637933611869812},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.5631409883499146},{"id":"https://openalex.org/keywords/field-effect-transistor","display_name":"Field-effect transistor","score":0.5219218730926514},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5151961445808411},{"id":"https://openalex.org/keywords/metal-gate","display_name":"Metal gate","score":0.5136137008666992},{"id":"https://openalex.org/keywords/gate-oxide","display_name":"Gate oxide","score":0.5126003623008728},{"id":"https://openalex.org/keywords/gate-dielectric","display_name":"Gate dielectric","score":0.49714162945747375},{"id":"https://openalex.org/keywords/characterization","display_name":"Characterization (materials science)","score":0.45069628953933716},{"id":"https://openalex.org/keywords/dielectric","display_name":"Dielectric","score":0.42241644859313965},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41446182131767273},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.408380925655365},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.2974139451980591},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.27023810148239136},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16497036814689636}],"concepts":[{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.7176439762115479},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.6604416966438293},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5963146686553955},{"id":"https://openalex.org/C154275363","wikidata":"https://www.wikidata.org/wiki/Q904133","display_name":"ISFET","level":5,"score":0.5880278944969177},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.5637933611869812},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.5631409883499146},{"id":"https://openalex.org/C145598152","wikidata":"https://www.wikidata.org/wiki/Q176097","display_name":"Field-effect transistor","level":4,"score":0.5219218730926514},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5151961445808411},{"id":"https://openalex.org/C51140833","wikidata":"https://www.wikidata.org/wiki/Q6822740","display_name":"Metal gate","level":5,"score":0.5136137008666992},{"id":"https://openalex.org/C2361726","wikidata":"https://www.wikidata.org/wiki/Q5527031","display_name":"Gate oxide","level":4,"score":0.5126003623008728},{"id":"https://openalex.org/C166972891","wikidata":"https://www.wikidata.org/wiki/Q5527011","display_name":"Gate dielectric","level":4,"score":0.49714162945747375},{"id":"https://openalex.org/C2780841128","wikidata":"https://www.wikidata.org/wiki/Q5073781","display_name":"Characterization (materials science)","level":2,"score":0.45069628953933716},{"id":"https://openalex.org/C133386390","wikidata":"https://www.wikidata.org/wiki/Q184996","display_name":"Dielectric","level":2,"score":0.42241644859313965},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41446182131767273},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.408380925655365},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.2974139451980591},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.27023810148239136},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16497036814689636},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2015.7208080","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208080","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320335278","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1967539302","https://openalex.org/W2024624086","https://openalex.org/W2032168109","https://openalex.org/W2035498184","https://openalex.org/W2085807275","https://openalex.org/W2106018048","https://openalex.org/W2108776537","https://openalex.org/W2119143252","https://openalex.org/W2149756317","https://openalex.org/W2166329620","https://openalex.org/W2168189941","https://openalex.org/W2181373282","https://openalex.org/W2323345496","https://openalex.org/W2416420851","https://openalex.org/W6685663704","https://openalex.org/W6716228260"],"related_works":["https://openalex.org/W2084196976","https://openalex.org/W2796938634","https://openalex.org/W2064786169","https://openalex.org/W2020270409","https://openalex.org/W1971221880","https://openalex.org/W1623370118","https://openalex.org/W2585968548","https://openalex.org/W1553039458","https://openalex.org/W2115152876","https://openalex.org/W2363136417"],"abstract_inverted_index":{"The":[0,24,38,74],"paper":[1],"presents":[2],"the":[3,46],"process":[4,50,70],"design,":[5],"simulation":[6],"and":[7,72,76,81],"characterization":[8],"of":[9],"a":[10,55],"silicon-on-insulator":[11],"(SOI)-based":[12],"dual-gate":[13],"metal":[14,22],"oxide":[15],"field-effect":[16],"transistor":[17],"(DG":[18],"MOSFET)":[19],"with":[20,45],"Al":[21],"gate.":[23],"proposed":[25],"structure":[26],"is":[27,51,66],"an":[28],"N-channel":[29],"device,":[30],"using":[31],"aluminum":[32],"nitride":[33],"(AlN)":[34],"as":[35],"gate":[36],"dielectric.":[37],"fully":[39],"depleted":[40],"SOI-based":[41],"DG":[42],"ISFET":[43],"compatible":[44],"complementary":[47],"metal-oxide-semiconductor":[48],"(CMOS)":[49],"considered":[52],"to":[53,68,84],"be":[54,85],"very":[56],"promising":[57],"bio-chemical":[58],"sensor.":[59],"Silvaco":[60],"<sup":[61],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[62],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">\u00ae</sup>":[63],"TCAD":[64],"tool":[65],"used":[67],"perform":[69],"design":[71],"simulations.":[73],"simulated":[75],"experimental":[77],"results":[78],"are":[79,82],"compared,":[80],"found":[83],"in":[86],"good":[87],"agreement.":[88]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}