{"id":"https://openalex.org/W1535898897","doi":"https://doi.org/10.1109/isvdat.2015.7208066","title":"A novel approach to reusable time-economized STIL based pattern development","display_name":"A novel approach to reusable time-economized STIL based pattern development","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1535898897","doi":"https://doi.org/10.1109/isvdat.2015.7208066","mag":"1535898897"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2015.7208066","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208066","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044371088","display_name":"Rahul Malhotra","orcid":"https://orcid.org/0000-0002-9978-4276"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]},{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Rahul Malhotra","raw_affiliation_strings":["IIIT, Delhi","[IIIT Delhi]"],"affiliations":[{"raw_affiliation_string":"IIIT, Delhi","institution_ids":["https://openalex.org/I119939252","https://openalex.org/I68891433"]},{"raw_affiliation_string":"[IIIT Delhi]","institution_ids":["https://openalex.org/I119939252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012777677","display_name":"Sujay Deb","orcid":"https://orcid.org/0000-0002-6247-8718"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]},{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sujay Deb","raw_affiliation_strings":["IIIT, Delhi","[IIIT Delhi]"],"affiliations":[{"raw_affiliation_string":"IIIT, Delhi","institution_ids":["https://openalex.org/I119939252","https://openalex.org/I68891433"]},{"raw_affiliation_string":"[IIIT Delhi]","institution_ids":["https://openalex.org/I119939252"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041043079","display_name":"Fabio Carlucci","orcid":"https://orcid.org/0000-0003-2911-6528"},"institutions":[{"id":"https://openalex.org/I4210094169","display_name":"STMicroelectronics (India)","ror":"https://ror.org/00ft7bw25","country_code":"IN","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210094169"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Fabio Carlucci","raw_affiliation_strings":["ST Microelectronics, Greater Noida, Uttar Pradesh","ST Microelectronics, Greater Noida, Uttar Pradesh#TAB#"],"affiliations":[{"raw_affiliation_string":"ST Microelectronics, Greater Noida, Uttar Pradesh","institution_ids":["https://openalex.org/I4210094169"]},{"raw_affiliation_string":"ST Microelectronics, Greater Noida, Uttar Pradesh#TAB#","institution_ids":["https://openalex.org/I4210094169"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5044371088"],"corresponding_institution_ids":["https://openalex.org/I119939252","https://openalex.org/I68891433"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.02460124,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reusability","display_name":"Reusability","score":0.6500250101089478},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6019701957702637},{"id":"https://openalex.org/keywords/time-to-market","display_name":"Time to market","score":0.5959633588790894},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.584538459777832},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.49680307507514954},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.48651522397994995},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.47967028617858887},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4655765891075134},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4328388571739197},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.33689072728157043},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.3324704170227051},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2654205858707428},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.12444588541984558},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10583657026290894}],"concepts":[{"id":"https://openalex.org/C137981799","wikidata":"https://www.wikidata.org/wiki/Q1369184","display_name":"Reusability","level":3,"score":0.6500250101089478},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6019701957702637},{"id":"https://openalex.org/C2779229675","wikidata":"https://www.wikidata.org/wiki/Q445235","display_name":"Time to market","level":2,"score":0.5959633588790894},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.584538459777832},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.49680307507514954},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.48651522397994995},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.47967028617858887},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4655765891075134},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4328388571739197},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.33689072728157043},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.3324704170227051},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2654205858707428},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.12444588541984558},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10583657026290894},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2015.7208066","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208066","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5099999904632568}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320719","display_name":"Department of Science and Technology, Ministry of Science and Technology, India","ror":"https://ror.org/0101xrq71"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W331467570","https://openalex.org/W1519425523","https://openalex.org/W1559719544","https://openalex.org/W1595368737","https://openalex.org/W1894197514","https://openalex.org/W1902239726","https://openalex.org/W1968865352","https://openalex.org/W2064499425","https://openalex.org/W2085847380","https://openalex.org/W2113903347","https://openalex.org/W2121331887","https://openalex.org/W2133386310","https://openalex.org/W2156101882","https://openalex.org/W6631048070","https://openalex.org/W6672306020"],"related_works":["https://openalex.org/W4282938614","https://openalex.org/W2906929912","https://openalex.org/W2099755394","https://openalex.org/W2350686889","https://openalex.org/W1965839502","https://openalex.org/W2621742671","https://openalex.org/W2114764029","https://openalex.org/W2116599849","https://openalex.org/W2288125907","https://openalex.org/W2375493616"],"abstract_inverted_index":{"State":[0],"of":[1,21,38,102,135,140,147],"the":[2,90,99,105,130,133,148],"art":[3],"automotive":[4],"microcontrollers":[5],"(MCUs)":[6],"implementing":[7],"complex":[8],"system-on-chip":[9],"(SoC)":[10],"architectures":[11],"requires":[12],"often":[13],"additional":[14],"functional":[15,79],"patterns":[16,28,40],"to":[17,43,47,57,68,97,123],"achieve":[18,48],"high":[19,49],"degree":[20],"reliability.":[22],"Functional":[23],"pattern":[24,81,106,118,127,141],"family":[25],"includes":[26],"test":[27,50,59,80,149],"checking":[29],"internal":[30],"device":[31],"functionality":[32],"under":[33],"nominal":[34],"condition.":[35],"The":[36,92],"development":[37,82,119],"these":[39],"is":[41,94,113],"required":[42],"augment":[44],"structural":[45],"tests":[46],"coverage.":[51],"Moreover,":[52],"it":[53,62],"should":[54],"be":[55],"planned":[56],"minimize":[58],"time":[60,67,120],"since":[61],"has":[63],"direct":[64],"impact":[65],"on":[66],"market.":[69],"This":[70],"paper":[71],"proposes":[72],"a":[73],"reusable":[74],"and":[75],"time-economized":[76],"approach":[77,137],"for":[78],"using":[83],"Test":[84],"Information":[85],"Model":[86],"(TIM)":[87],"discussed":[88],"in":[89,104,117,138],"paper.":[91],"flow":[93],"also":[95],"automated":[96],"exclude":[98],"potential":[100],"source":[101],"error":[103],"generation.":[107],"In":[108],"applying":[109],"this":[110,136],"methodology,":[111],"there":[112],"approximately":[114],"60%-70%":[115],"reduction":[116],"as":[121],"compared":[122],"conventional":[124],"simulation":[125],"based":[126],"development.":[128],"Also,":[129],"results":[131],"show":[132],"efficiency":[134],"terms":[139],"reusability":[142],"by":[143],"further":[144],"reducing":[145],"man-hours":[146],"engineer.":[150]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}