{"id":"https://openalex.org/W1590984531","doi":"https://doi.org/10.1109/isvdat.2015.7208047","title":"Thermal aware AND-OR-XOR network synthesis","display_name":"Thermal aware AND-OR-XOR network synthesis","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1590984531","doi":"https://doi.org/10.1109/isvdat.2015.7208047","mag":"1590984531"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2015.7208047","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208047","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002234378","display_name":"Priyanka Choudhury","orcid":"https://orcid.org/0000-0002-0917-0925"},"institutions":[{"id":"https://openalex.org/I196486160","display_name":"National Institute of Technology Agartala","ror":"https://ror.org/03swyrn62","country_code":"IN","type":"education","lineage":["https://openalex.org/I196486160"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Priyanka Choudhury","raw_affiliation_strings":["Electronics and Communication Engineering Department, National Institute of Technology Agartala, Agartala, India"],"affiliations":[{"raw_affiliation_string":"Electronics and Communication Engineering Department, National Institute of Technology Agartala, Agartala, India","institution_ids":["https://openalex.org/I196486160"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026845029","display_name":"Debanjali Nath","orcid":null},"institutions":[{"id":"https://openalex.org/I196486160","display_name":"National Institute of Technology Agartala","ror":"https://ror.org/03swyrn62","country_code":"IN","type":"education","lineage":["https://openalex.org/I196486160"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Debanjali Nath","raw_affiliation_strings":["Electronics and Communication Engineering Department, National Institute of Technology Agartala, Agartala, India"],"affiliations":[{"raw_affiliation_string":"Electronics and Communication Engineering Department, National Institute of Technology Agartala, Agartala, India","institution_ids":["https://openalex.org/I196486160"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015722820","display_name":"Vivek Rai","orcid":null},"institutions":[{"id":"https://openalex.org/I196486160","display_name":"National Institute of Technology Agartala","ror":"https://ror.org/03swyrn62","country_code":"IN","type":"education","lineage":["https://openalex.org/I196486160"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vivek Rai","raw_affiliation_strings":["Electronics and Communication Engineering Department, National Institute of Technology Agartala, Agartala, India"],"affiliations":[{"raw_affiliation_string":"Electronics and Communication Engineering Department, National Institute of Technology Agartala, Agartala, India","institution_ids":["https://openalex.org/I196486160"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046717391","display_name":"Sambhu Nath Pradhan","orcid":"https://orcid.org/0000-0002-5461-6535"},"institutions":[{"id":"https://openalex.org/I196486160","display_name":"National Institute of Technology Agartala","ror":"https://ror.org/03swyrn62","country_code":"IN","type":"education","lineage":["https://openalex.org/I196486160"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sambhu Nath Pradhan","raw_affiliation_strings":["Electronics and Communication Engineering Department, National Institute of Technology Agartala, Agartala, India"],"affiliations":[{"raw_affiliation_string":"Electronics and Communication Engineering Department, National Institute of Technology Agartala, Agartala, India","institution_ids":["https://openalex.org/I196486160"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5002234378"],"corresponding_institution_ids":["https://openalex.org/I196486160"],"apc_list":null,"apc_paid":null,"fwci":0.1973,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.562801,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.6762374639511108},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6358259320259094},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.6285790801048279},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.6044490337371826},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.5910768508911133},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5826299786567688},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5579029321670532},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5155013203620911},{"id":"https://openalex.org/keywords/dimension","display_name":"Dimension (graph theory)","score":0.47015026211738586},{"id":"https://openalex.org/keywords/power-density","display_name":"Power density","score":0.43526166677474976},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4120180904865265},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3928232789039612},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3570472002029419},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33902597427368164},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18603584170341492},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18257135152816772}],"concepts":[{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.6762374639511108},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6358259320259094},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.6285790801048279},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.6044490337371826},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5910768508911133},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5826299786567688},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5579029321670532},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5155013203620911},{"id":"https://openalex.org/C33676613","wikidata":"https://www.wikidata.org/wiki/Q13415176","display_name":"Dimension (graph theory)","level":2,"score":0.47015026211738586},{"id":"https://openalex.org/C21881925","wikidata":"https://www.wikidata.org/wiki/Q3503313","display_name":"Power density","level":3,"score":0.43526166677474976},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4120180904865265},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3928232789039612},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3570472002029419},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33902597427368164},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18603584170341492},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18257135152816772},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2015.7208047","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2015.7208047","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 19th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1545041929","https://openalex.org/W1558716994","https://openalex.org/W1879281873","https://openalex.org/W1992040665","https://openalex.org/W2038539185","https://openalex.org/W2105761964","https://openalex.org/W2106950603","https://openalex.org/W2120929577","https://openalex.org/W2152926724","https://openalex.org/W2154350042","https://openalex.org/W2154857344","https://openalex.org/W2160111537","https://openalex.org/W2168473504","https://openalex.org/W2313445267","https://openalex.org/W6630623413","https://openalex.org/W6633221812","https://openalex.org/W6676111922"],"related_works":["https://openalex.org/W1939541994","https://openalex.org/W818963952","https://openalex.org/W2072840391","https://openalex.org/W2018106661","https://openalex.org/W2039140951","https://openalex.org/W2107594749","https://openalex.org/W2157277696","https://openalex.org/W1591214607","https://openalex.org/W2153690766","https://openalex.org/W2146663621"],"abstract_inverted_index":{"An":[0],"essential":[1],"job":[2],"of":[3,14,68,83,95],"combinational":[4],"logic":[5,22,44],"synthesis":[6,106],"is":[7,51,79,92,116,123],"to":[8,73,132],"optimize":[9],"the":[10,15,29,40,69,93,101,134],"area":[11,25,84],"and":[12,19,26,129],"power":[13,27,88,109],"synthesized":[16],"circuit.":[17],"Two-level":[18],"three":[20],"level":[21,105],"minimization":[23,35],"for":[24],"are":[28],"well":[30,86],"researched":[31],"areas.":[32],"Recently":[33],"temperature":[34],"has":[36,61],"been":[37,63],"emerged":[38],"as":[39,85,87],"new":[41],"dimension":[42],"in":[43,53,81,126],"synthesis.":[45],"Thermal":[46],"aware":[47,103],"AND-OR-XOR":[48,71],"network":[49],"realization":[50,67],"considered":[52],"this":[54,58,98],"research":[55],"work.":[56],"In":[57],"paper":[59],"attention":[60],"also":[62],"drawn":[64],"towards":[65],"multilevel":[66],"corresponding":[70],"circuit":[72,77,122],"get":[74,133],"a":[75],"final":[76,120],"that":[78],"optimized":[80,121],"terms":[82],"density.":[89,110],"Power":[90],"density":[91],"measure":[94],"temperature,":[96],"so,":[97],"work":[99],"targets":[100],"thermal":[102],"multi":[104],"by":[107],"optimizing":[108],"The":[111,119],"optimization":[112],"algorithm":[113],"used":[114],"here":[115],"Genetic":[117],"algorithm.":[118],"then":[124],"simulated":[125],"Cadence":[127],"Encounter":[128],"HotSpot":[130],"tool":[131],"absolute":[135],"temperature.":[136]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}