{"id":"https://openalex.org/W2021808862","doi":"https://doi.org/10.1109/isvdat.2014.6881082","title":"Timing-driven Steiner tree construction on uniform λ-geometry","display_name":"Timing-driven Steiner tree construction on uniform λ-geometry","publication_year":2014,"publication_date":"2014-07-01","ids":{"openalex":"https://openalex.org/W2021808862","doi":"https://doi.org/10.1109/isvdat.2014.6881082","mag":"2021808862"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2014.6881082","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2014.6881082","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090907815","display_name":"Radhamanjari Samanta","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Radhamanjari Samanta","raw_affiliation_strings":["Supercomputer Education and Research Center, Indian Institute of Science Bagalore, India","Supercomput. Educ. & Res. Center, Indian Inst. of Sci., Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Supercomputer Education and Research Center, Indian Institute of Science Bagalore, India","institution_ids":["https://openalex.org/I59270414"]},{"raw_affiliation_string":"Supercomput. Educ. & Res. Center, Indian Inst. of Sci., Bangalore, India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088881195","display_name":"Adil Erzin","orcid":"https://orcid.org/0000-0002-2183-523X"},"institutions":[{"id":"https://openalex.org/I1313323035","display_name":"Russian Academy of Sciences","ror":"https://ror.org/05qrfxd25","country_code":"RU","type":"government","lineage":["https://openalex.org/I1313323035"]},{"id":"https://openalex.org/I4210096862","display_name":"Sobolev Institute of Mathematics","ror":"https://ror.org/00shc0s02","country_code":"RU","type":"facility","lineage":["https://openalex.org/I1313323035","https://openalex.org/I1313323035","https://openalex.org/I4210096862","https://openalex.org/I4210124601","https://openalex.org/I4210127387"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Adil Erzin","raw_affiliation_strings":["Sobolev Institute of Mathematics Siberian Branch, Russian Academy of Sciences Novosibirsk, Russia","Sobolev Inst. of Math., Novosibirsk, Russia"],"affiliations":[{"raw_affiliation_string":"Sobolev Institute of Mathematics Siberian Branch, Russian Academy of Sciences Novosibirsk, Russia","institution_ids":["https://openalex.org/I1313323035","https://openalex.org/I4210096862"]},{"raw_affiliation_string":"Sobolev Inst. of Math., Novosibirsk, Russia","institution_ids":["https://openalex.org/I4210096862"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016258315","display_name":"Soumyendu Raha","orcid":"https://orcid.org/0000-0003-3530-7507"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Soumyendu Raha","raw_affiliation_strings":["Supercomputer Education and Research Center, Indian Institute of Science Bangalore, India","Supercomput. Educ. & Res. Center, Indian Inst. of Sci., Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Supercomputer Education and Research Center, Indian Institute of Science Bangalore, India","institution_ids":["https://openalex.org/I59270414"]},{"raw_affiliation_string":"Supercomput. Educ. & Res. Center, Indian Inst. of Sci., Bangalore, India","institution_ids":["https://openalex.org/I59270414"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5090907815"],"corresponding_institution_ids":["https://openalex.org/I59270414"],"apc_list":null,"apc_paid":null,"fwci":0.2093,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.58207162,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"18","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/steiner-tree-problem","display_name":"Steiner tree problem","score":0.9671460390090942},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7774132490158081},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7267611026763916},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5877420902252197},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.4806443750858307},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.46331003308296204},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.4583631455898285},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.42031213641166687},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4168446362018585},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.415355920791626},{"id":"https://openalex.org/keywords/routing-table","display_name":"Routing table","score":0.4132888913154602},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.3872602880001068},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.38250359892845154},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.35348010063171387},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.26090937852859497},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16724839806556702},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12852853536605835},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.12589558959007263},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.08868786692619324}],"concepts":[{"id":"https://openalex.org/C76220878","wikidata":"https://www.wikidata.org/wiki/Q1764144","display_name":"Steiner tree problem","level":2,"score":0.9671460390090942},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7774132490158081},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7267611026763916},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5877420902252197},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.4806443750858307},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.46331003308296204},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.4583631455898285},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.42031213641166687},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4168446362018585},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.415355920791626},{"id":"https://openalex.org/C184896649","wikidata":"https://www.wikidata.org/wiki/Q290066","display_name":"Routing table","level":4,"score":0.4132888913154602},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.3872602880001068},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.38250359892845154},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.35348010063171387},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.26090937852859497},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16724839806556702},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12852853536605835},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.12589558959007263},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.08868786692619324},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2014.6881082","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2014.6881082","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","score":0.6299999952316284,"display_name":"Sustainable cities and communities"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320719","display_name":"Department of Science and Technology, Ministry of Science and Technology, India","ror":"https://ror.org/0101xrq71"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1498759960","https://openalex.org/W1508240458","https://openalex.org/W1545451418","https://openalex.org/W1976477084","https://openalex.org/W1984588379","https://openalex.org/W2002544351","https://openalex.org/W2013328386","https://openalex.org/W2043446758","https://openalex.org/W2064086982","https://openalex.org/W2108210698","https://openalex.org/W2115502281","https://openalex.org/W2148195773","https://openalex.org/W2154363431","https://openalex.org/W2161510970","https://openalex.org/W2171089543","https://openalex.org/W4245623567","https://openalex.org/W4252732074"],"related_works":["https://openalex.org/W2120441327","https://openalex.org/W2945692190","https://openalex.org/W2105127960","https://openalex.org/W2125966565","https://openalex.org/W2113835289","https://openalex.org/W2047561482","https://openalex.org/W2021808862","https://openalex.org/W2162385617","https://openalex.org/W582091924","https://openalex.org/W2011980806"],"abstract_inverted_index":{"The":[0],"multi-net":[1],"rectilinear":[2,116],"Steiner":[3,81,94,119,141],"tree":[4],"construction":[5,77],"with":[6,150],"the":[7,23,38,42,46,91,106,112,139,157,173],"objective":[8],"of":[9,20,78,93,101,130,153],"wirelength":[10,39,128],"minimization":[11],"for":[12,76,114,155],"routing":[13,36,47,132,135,174],"in":[14,22,48,105],"VLSI":[15],"has":[16,30,57],"received":[17],"a":[18,87,98,164],"lot":[19],"attention":[21],"last":[24],"few":[25],"decades.":[26],"And":[27],"as":[28,96],"it":[29,102,176],"been":[31,59],"observed":[32],"now":[33],"that":[34],"non-Manhattan":[35,64],"reduces":[37],"more":[40],"than":[41],"traditional":[43],"Manhattan":[44],"routing,":[45],"alternate":[49],"directions":[50],"are":[51],"gaining":[52],"increased":[53],"interest.":[54],"But":[55],"there":[56],"not":[58,170],"much":[60],"work":[61],"on":[62,121,148,172],"timing-driven":[63],"routing.":[65],"In":[66],"this":[67],"paper,":[68],"we":[69,84],"propose":[70],"an":[71],"Elmore":[72],"delay":[73,126],"based":[74],"method":[75,168],"uniform":[79,182],"\u03bb-geometry":[80],"trees.":[82],"Also":[83],"have":[85,110],"used":[86],"strategy":[88],"to":[89,162,180],"reduce":[90],"set":[92],"points":[95],"only":[97],"small":[99],"fraction":[100],"actually":[103],"remains":[104],"final":[107],"tree.":[108],"We":[109],"implemented":[111],"algorithm":[113,144],"creating":[115],"and":[117,127],"hexagonal":[118],"trees":[120],"OR":[122],"library":[123],"benchmarks.":[124],"Both":[125],"improvement":[129],"Y":[131],"over":[133],"M":[134],"is":[136,169],"observed.":[137],"Using":[138],"reduced":[140],"set,":[142],"our":[143,167],"runs":[145],"quite":[146],"fast":[147],"nets":[149],"large":[151],"number":[152],"pins":[154],"which":[156],"existing":[158],"methods":[159],"even":[160],"fail":[161],"generate":[163],"solution.":[165],"Since":[166],"dependent":[171],"architecture,":[175],"can":[177],"be":[178],"applied":[179],"any":[181],"orientation.":[183]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}