{"id":"https://openalex.org/W2134564884","doi":"https://doi.org/10.1109/isvdat.2014.6881081","title":"Architectures and algorithms for image and video processing using FPGA-based platform","display_name":"Architectures and algorithms for image and video processing using FPGA-based platform","publication_year":2014,"publication_date":"2014-07-01","ids":{"openalex":"https://openalex.org/W2134564884","doi":"https://doi.org/10.1109/isvdat.2014.6881081","mag":"2134564884"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2014.6881081","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2014.6881081","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011088447","display_name":"Jai Gopal Pandey","orcid":"https://orcid.org/0000-0001-9937-7438"},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"J. G. Pandey","raw_affiliation_strings":["Central Electronics Engineering Research Institute CSIR, Pilani, Rajasthan, IN"],"affiliations":[{"raw_affiliation_string":"Central Electronics Engineering Research Institute CSIR, Pilani, Rajasthan, IN","institution_ids":["https://openalex.org/I41763900"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009425247","display_name":"Abhijit Karmakar","orcid":"https://orcid.org/0000-0002-4681-1998"},"institutions":[{"id":"https://openalex.org/I41763900","display_name":"Central Electronics Engineering Research Institute","ror":"https://ror.org/01hh45364","country_code":"IN","type":"facility","lineage":["https://openalex.org/I2799351866","https://openalex.org/I41763900","https://openalex.org/I4210134808","https://openalex.org/I66760702"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. Karmakar","raw_affiliation_strings":["CSIR - Central Electronics Engineering Research Institute, Pilani, India"],"affiliations":[{"raw_affiliation_string":"CSIR - Central Electronics Engineering Research Institute, Pilani, India","institution_ids":["https://openalex.org/I41763900"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102858177","display_name":"S. Gurunarayanan","orcid":"https://orcid.org/0000-0002-0548-912X"},"institutions":[{"id":"https://openalex.org/I74796645","display_name":"Birla Institute of Technology and Science, Pilani","ror":"https://ror.org/001p3jz28","country_code":"IN","type":"education","lineage":["https://openalex.org/I74796645"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Gurunarayanan","raw_affiliation_strings":["Birla Institute of Technology and Science, Pilani, India"],"affiliations":[{"raw_affiliation_string":"Birla Institute of Technology and Science, Pilani, India","institution_ids":["https://openalex.org/I74796645"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5011088447"],"corresponding_institution_ids":["https://openalex.org/I41763900"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.16510309,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10331","display_name":"Video Surveillance and Tracking Methods","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/powerpc","display_name":"PowerPC","score":0.782926082611084},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7713568210601807},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7662188410758972},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6159910559654236},{"id":"https://openalex.org/keywords/frame-rate","display_name":"Frame rate","score":0.581528902053833},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.558349072933197},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5116429924964905},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4904482066631317},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.4736969470977783},{"id":"https://openalex.org/keywords/video-processing","display_name":"Video processing","score":0.4666473865509033},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4601514935493469},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.44862088561058044},{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.4248088002204895},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.1667119860649109},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1625712811946869},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09533959627151489}],"concepts":[{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.782926082611084},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7713568210601807},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7662188410758972},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6159910559654236},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.581528902053833},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.558349072933197},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5116429924964905},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4904482066631317},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.4736969470977783},{"id":"https://openalex.org/C65483669","wikidata":"https://www.wikidata.org/wiki/Q3536669","display_name":"Video processing","level":2,"score":0.4666473865509033},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4601514935493469},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.44862088561058044},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.4248088002204895},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.1667119860649109},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1625712811946869},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09533959627151489},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2014.6881081","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2014.6881081","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.550000011920929,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2132103241"],"related_works":["https://openalex.org/W829028141","https://openalex.org/W2166367514","https://openalex.org/W1584504767","https://openalex.org/W2108331741","https://openalex.org/W55157012","https://openalex.org/W4254375469","https://openalex.org/W2123679721","https://openalex.org/W2134552287","https://openalex.org/W934363813","https://openalex.org/W3151101169"],"abstract_inverted_index":{"The":[0,105,353,401,427,458,528,563],"work":[1,106],"illustrates":[2],"the":[3,17,80,109,125,154,158,186,204,208,269,274,283,294,313,338,347,357,384,389,406,418,424,433,439,455,480,484,499,503,557,567,584],"use":[4],"of":[5,20,65,83,111,114,133,163,203,273,296,337,340,359,454,483,505,520],"platform-based":[6],"design":[7,37,530],"to":[8,304,479],"achieve":[9],"efficiently-configured":[10],"hardware-software":[11],"system":[12,31,36,290],"solution":[13],"that":[14,220,330,381,534,588],"can":[15,227],"meet":[16],"conflicting":[18],"demands":[19],"high":[21],"performance,":[22],"low":[23],"power":[24],"and":[25,46,54,59,122,142,160,214,226,235,265,301,318,363,393,416,443,523,556,576,596],"quick":[26],"turnaround":[27],"time":[28],"for":[29,44,119,152,161,173,322,345,450,467,498,582],"embedded":[30,35,63,93,434,452,469,481,529],"development.":[32],"It":[33,169],"presents":[34],"techniques":[38],"using":[39,137,278],"field-programmable":[40],"gate":[41],"arrays":[42],"(FPGAs)":[43],"image":[45,155,234,240,324,349,390],"video":[47,178,236,399],"processing":[48,237,241],"application.":[49],"Here,":[50],"by":[51,157,308,410],"identifying,":[52],"building":[53,146,218,441,462],"integrating":[55],"all":[56,438],"necessary":[57,151],"hardware":[58,127,145,242,440,493],"software":[60,128],"components,":[61],"an":[62,92,372,395,451],"implementation":[64,85,336,453,489],"a":[66,200,333,398,487],"kernel-based":[67],"mean":[68,525],"shift":[69,526],"(KBMS)":[70],"object":[71,396],"tracking":[72],"algorithm":[73,351,379,403,409,429,586],"has":[74,91,101,170,327],"been":[75,102,171,328,465,496],"proposed":[76,213,270,329,371,402,466,497],"[1].":[77],"To":[78,475],"fulfill":[79],"specific":[81],"needs":[82],"hardware/software":[84],"Virtex-5":[86],"FXT":[87],"FPGA":[88,117,134,159,335,592],"device":[89],"(which":[90],"PowerPC":[94,435,568],"processor)":[95],"available":[96,314],"on":[97,287,383,397,432,471],"Xilinx":[98,115,472],"ML-507":[99,116,473],"platform":[100,118,135],"used":[103,172,230],"[2].":[104],"begins":[107],"with":[108,423],"development":[110],"required":[112,144,459],"configurations":[113,132],"developing":[120],"architectures":[121,284,494],"algorithms":[123,444],"in":[124,185,224,231,312,332],"integrated":[126],"environment.":[129],"This":[130,148],"requires":[131,356],"peripherals":[136],"application":[138],"programmer":[139],"interface":[140],"(API)":[141],"other":[143],"blocks.":[147],"configuration":[149],"is":[150,430,490],"accessing":[153],"pixels":[156],"testing":[162],"various":[164,216],"architectural":[165,217,461],"blocks":[166,219,442,463],"designed":[167],"subsequently.":[168],"capturing":[174],"real-time":[175],"640\u00d7480VGA":[176],"resolution":[177],"frame":[179],"at":[180],"60":[181],"frames":[182],"per":[183],"second":[184],"double":[187],"data":[188],"rate":[189],"(DDR2)":[190],"synchronous":[191],"dynamic":[192],"random":[193],"access":[194],"memory":[195,545],"(SDRAM).":[196],"Fig.":[197],"1":[198],"shows":[199,587],"top-level":[201],"view":[202],"complete":[205],"system.":[206],"On":[207],"configured":[209],"platform,":[210],"we":[211],"have":[212,293,369,464,495],"developed":[215],"are":[221,259,276,285,302,448],"mostly":[222],"generic":[223],"nature":[225],"be":[228],"widely":[229],"many":[232,246],"practical":[233],"systems.":[238],"These":[239,250],"units":[243],"invariably":[244],"need":[245],"complex":[247,251],"arithmetic":[248],"operations.":[249],"operations":[252,275],"such":[253],"as":[254],"division,":[255],"square":[256],"root":[257],"etc.":[258],"realized":[260],"through":[261],"fixed-point":[262,280],"binary":[263,385],"logarithmic":[264,288],"antilogarithmic":[266],"units.":[267],"In":[268],"architectures,":[271],"most":[272],"performed":[277],"32-bit":[279],"format.":[281],"As":[282],"based":[286,375,515],"number":[289],"(LNS),":[291],"they":[292],"advantages":[295],"consuming":[297],"minimal":[298],"logic":[299],"resources":[300],"able":[303],"process.":[305],"large":[306],"datasets":[307],"realizing":[309,346],"time-critical":[310,500],"processes":[311],"block":[315],"RAMs":[316],"(BRAMs)":[317],"DSP":[319],"slices.":[320,578],"Architecture":[321],"global":[323],"thresholding":[325,350,391],"operation":[326],"results":[331],"resource-efficient":[334],"computation":[339,358],"between":[341],"class":[342],"variance":[343],"(BCV)":[344],"Otsu's":[348],"[3].":[352],"compute-intensive":[354],"BCV":[355],"normalized":[360,364],"cumulative":[361,365],"histogram":[362,511],"intensity":[366],"area.":[367],"We":[368],"next":[370],"improved":[373,428],"label-equivalence":[374],"connected":[376],"component":[377],"labeling":[378],"[3]":[380],"works":[382],"images":[386],"obtained":[387],"from":[388],"unit":[392],"identifies":[394],"frame.":[400],"improves":[404],"upon":[405],"Stefano-Bulgarelli":[407],"(SB)":[408],"modifying":[411],"its":[412,468],"equivalence":[413],"handling":[414],"procedure,":[415],"removes":[417],"partial":[419],"merging":[420],"problem":[421],"associated":[422],"SB":[425],"algorithm.":[426,457],"implemented":[431],"processor.":[436],"Finally,":[437],"described":[445],"so":[446],"far":[447],"utilized":[449],"KBMS":[456,485,585],"application-specific":[460],"realization":[470,482],"platform.":[474],"understand":[476],"issues":[477],"related":[478],"algorithm,":[486],"MATLAB/C":[488],"created.":[491],"Subsequently,":[492],"parts,":[501],"namely,":[502],"computations":[504],"weighted":[506],"local":[507,510,516,549],"histogram,":[508],"kernel-smoothed":[509],"(KSLH),":[512],"Bhattacharyya":[513],"coefficient":[514],"similarity":[517],"measure,":[518],"center":[519],"gravity":[521],"(COG)":[522],"new":[524],"location.":[527],"utilizes":[531,590],"soft":[532],"IPs":[533,565],"include,":[535],"joint":[536],"test":[537],"action":[538],"group":[539],"(JTAG)":[540],"controller,":[541,543],"BRAMs":[542,595],"multi-port":[544],"controller":[546,555],"(MPMC),":[547],"processor":[548],"bus":[550],"(PLB),":[551],"inter-integrated":[552],"circuit":[553],"(I2C)":[554],"universal":[558],"asynchronous":[559],"receiver-transmitter":[560],"(UART)":[561],"controller.":[562],"hard":[564],"includes":[566],"440":[569],"processor,":[570],"BRAMs,":[571],"digital":[572],"clock":[573],"manager":[574],"(DCM)":[575],"DSP48E":[577,598],"Device":[579],"utilization":[580],"summary":[581],"implementing":[583],"it":[589],"7.8%":[591],"slices,":[593],"8.1%":[594],"35.9%":[597],"slices":[599]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}