{"id":"https://openalex.org/W2052112029","doi":"https://doi.org/10.1109/isvdat.2014.6881078","title":"Layout-aware signal selection in reconfigurable architectures","display_name":"Layout-aware signal selection in reconfigurable architectures","publication_year":2014,"publication_date":"2014-07-01","ids":{"openalex":"https://openalex.org/W2052112029","doi":"https://doi.org/10.1109/isvdat.2014.6881078","mag":"2052112029"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2014.6881078","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2014.6881078","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072356553","display_name":"Prateek Thakyal","orcid":null},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Prateek Thakyal","raw_affiliation_strings":["ECE, University of Florida, USA","[ECE, University of Florida, Gainesville, FL, USA]"],"affiliations":[{"raw_affiliation_string":"ECE, University of Florida, USA","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"[ECE, University of Florida, Gainesville, FL, USA]","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006818844","display_name":"Prabhat Mishra","orcid":"https://orcid.org/0000-0003-3653-6221"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Prabhat Mishra","raw_affiliation_strings":["CISE, University of Florida, USA","[CISE, University of Florida, Gainesville, Fl, USA]"],"affiliations":[{"raw_affiliation_string":"CISE, University of Florida, USA","institution_ids":["https://openalex.org/I33213144"]},{"raw_affiliation_string":"[CISE, University of Florida, Gainesville, Fl, USA]","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5072356553"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.11326947,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.9634718894958496},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7802251577377319},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7262511849403381},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.715207040309906},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6190139055252075},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5108720660209656},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.5072929263114929},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46939390897750854},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.44458290934562683},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4203595519065857},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3961140215396881},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08322086930274963},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07458040118217468}],"concepts":[{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.9634718894958496},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7802251577377319},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7262511849403381},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.715207040309906},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6190139055252075},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5108720660209656},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.5072929263114929},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46939390897750854},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.44458290934562683},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4203595519065857},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3961140215396881},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08322086930274963},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07458040118217468},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2014.6881078","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2014.6881078","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1981868262","https://openalex.org/W2031129057","https://openalex.org/W2041612806","https://openalex.org/W2042191662","https://openalex.org/W2044605272","https://openalex.org/W2054630434","https://openalex.org/W2145283282","https://openalex.org/W2159381165","https://openalex.org/W3143275871","https://openalex.org/W3145605605","https://openalex.org/W4235243288","https://openalex.org/W4237135760","https://openalex.org/W4251019760"],"related_works":["https://openalex.org/W2046459260","https://openalex.org/W2967463586","https://openalex.org/W2765830098","https://openalex.org/W1971989957","https://openalex.org/W2517338020","https://openalex.org/W3157641275","https://openalex.org/W2993910401","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W2184011203"],"abstract_inverted_index":{"Post-silicon":[0],"validation":[1],"is":[2,21],"an":[3],"important":[4],"and":[5,76,95],"increasingly":[6],"complex":[7],"task":[8],"in":[9,18,57,79,98],"SoC":[10],"design":[11,51],"methodology.":[12],"One":[13],"of":[14,25,41],"the":[15,22],"major":[16],"challenges":[17],"post-silicon":[19],"debug":[20],"limited":[23],"observability":[24,35,75,94],"internal":[26],"signals.":[27,44],"Existing":[28],"signal":[29,67],"selection":[30,68],"techniques":[31,47],"try":[32],"to":[33],"maximize":[34],"by":[36],"selecting":[37],"a":[38,65],"small":[39],"set":[40],"profitable":[42],"trace":[43],"Unfortunately,":[45],"these":[46],"do":[48],"not":[49],"consider":[50],"constraints":[52],"such":[53],"as":[54],"routing":[55,77],"congestion":[56,78],"reconfigurable":[58],"architectures.":[59],"In":[60],"this":[61],"paper,":[62],"we":[63],"propose":[64],"layout-aware":[66],"algorithm":[69],"that":[70,88],"takes":[71],"into":[72],"account":[73],"both":[74],"field-programmable":[80],"gate":[81],"array":[82],"(FPGA).":[83],"Our":[84],"experimental":[85],"results":[86],"demonstrate":[87],"our":[89],"approach":[90],"can":[91],"tradeoff":[92],"between":[93],"wire-length":[96],"reduction":[97],"FPGA-based":[99],"designs.":[100]},"counts_by_year":[{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}