{"id":"https://openalex.org/W2089292011","doi":"https://doi.org/10.1109/isvdat.2014.6881076","title":"Design of sequential circuits using single-clocked Energy efficient adiabatic Logic for ultra low power application","display_name":"Design of sequential circuits using single-clocked Energy efficient adiabatic Logic for ultra low power application","publication_year":2014,"publication_date":"2014-07-01","ids":{"openalex":"https://openalex.org/W2089292011","doi":"https://doi.org/10.1109/isvdat.2014.6881076","mag":"2089292011"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2014.6881076","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2014.6881076","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076534210","display_name":"Manash Chanda","orcid":"https://orcid.org/0000-0002-6914-9474"},"institutions":[{"id":"https://openalex.org/I16019930","display_name":"Saha Institute of Nuclear Physics","ror":"https://ror.org/0491yz035","country_code":"IN","type":"facility","lineage":["https://openalex.org/I16019930"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"M. Chanda","raw_affiliation_strings":["ECE Department, Meghnad Saha Institute of Technology, Kolkata","ECE Dept., Meghnad Saha Inst. of Technol., Kolkata, India"],"affiliations":[{"raw_affiliation_string":"ECE Department, Meghnad Saha Institute of Technology, Kolkata","institution_ids":["https://openalex.org/I16019930"]},{"raw_affiliation_string":"ECE Dept., Meghnad Saha Inst. of Technol., Kolkata, India","institution_ids":["https://openalex.org/I16019930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063265193","display_name":"Ananda Sankar Chakraborty","orcid":"https://orcid.org/0000-0003-0244-7618"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. S. Chakraborty","raw_affiliation_strings":["School of VLSI Technology, IIEST, Shibpur","School of VLSI Technology, IIEST, Shibpur, India"],"affiliations":[{"raw_affiliation_string":"School of VLSI Technology, IIEST, Shibpur","institution_ids":["https://openalex.org/I98365261"]},{"raw_affiliation_string":"School of VLSI Technology, IIEST, Shibpur, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052964255","display_name":"Sanjay Nag","orcid":"https://orcid.org/0000-0002-1852-0552"},"institutions":[{"id":"https://openalex.org/I1288043984","display_name":"Techno India University","ror":"https://ror.org/00v1y6t69","country_code":"IN","type":"education","lineage":["https://openalex.org/I1288043984"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Nag","raw_affiliation_strings":["ECE Department, Techno India University","ECE Dept., Techno India Univ., Kolkata, India"],"affiliations":[{"raw_affiliation_string":"ECE Department, Techno India University","institution_ids":["https://openalex.org/I1288043984"]},{"raw_affiliation_string":"ECE Dept., Techno India Univ., Kolkata, India","institution_ids":["https://openalex.org/I1288043984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034297785","display_name":"R. Modak","orcid":null},"institutions":[{"id":"https://openalex.org/I1288043984","display_name":"Techno India University","ror":"https://ror.org/00v1y6t69","country_code":"IN","type":"education","lineage":["https://openalex.org/I1288043984"]},{"id":"https://openalex.org/I77566578","display_name":"United Microelectronics (United States)","ror":"https://ror.org/00vrhw316","country_code":"US","type":"company","lineage":["https://openalex.org/I4210161555","https://openalex.org/I77566578"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"R. Modak","raw_affiliation_strings":["VLSI and Microelectronics, Techno India University","VLSI & Microelectron., Techno India Univ., Kolkata, India"],"affiliations":[{"raw_affiliation_string":"VLSI and Microelectronics, Techno India University","institution_ids":["https://openalex.org/I77566578"]},{"raw_affiliation_string":"VLSI & Microelectron., Techno India Univ., Kolkata, India","institution_ids":["https://openalex.org/I1288043984"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5076534210"],"corresponding_institution_ids":["https://openalex.org/I16019930"],"apc_list":null,"apc_paid":null,"fwci":1.4653,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.84826618,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.9390552043914795},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.7431033849716187},{"id":"https://openalex.org/keywords/adiabatic-process","display_name":"Adiabatic process","score":0.6923542022705078},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.680732250213623},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6440718173980713},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6195027232170105},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.614304780960083},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5664605498313904},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5638222098350525},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.5611701607704163},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5414642691612244},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.511429488658905},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.48605138063430786},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.4774540066719055},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4755301773548126},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44123750925064087},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.42340147495269775},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4112106263637543},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.329719603061676},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.23670020699501038},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22915494441986084},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.17990466952323914}],"concepts":[{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.9390552043914795},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.7431033849716187},{"id":"https://openalex.org/C109663097","wikidata":"https://www.wikidata.org/wiki/Q182453","display_name":"Adiabatic process","level":2,"score":0.6923542022705078},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.680732250213623},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6440718173980713},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6195027232170105},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.614304780960083},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5664605498313904},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5638222098350525},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.5611701607704163},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5414642691612244},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.511429488658905},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.48605138063430786},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.4774540066719055},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4755301773548126},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44123750925064087},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.42340147495269775},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4112106263637543},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.329719603061676},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.23670020699501038},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22915494441986084},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.17990466952323914},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2014.6881076","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2014.6881076","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1500767394","https://openalex.org/W2041255146","https://openalex.org/W2045383911","https://openalex.org/W2105946429","https://openalex.org/W2126241630","https://openalex.org/W2534642063","https://openalex.org/W6629973301","https://openalex.org/W6728989325"],"related_works":["https://openalex.org/W2152533674","https://openalex.org/W2965791759","https://openalex.org/W1485027372","https://openalex.org/W127821896","https://openalex.org/W2539423522","https://openalex.org/W1997869119","https://openalex.org/W1900707063","https://openalex.org/W2155174752","https://openalex.org/W4224056478","https://openalex.org/W2159435335"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"energy":[3,49],"efficient":[4,13],"pre-settable":[5],"adiabatic":[6,14],"sequential":[7,20,42],"circuits":[8,21],"based":[9,41],"on":[10],"the":[11],"Energy":[12],"Logic":[15],"(EEAL).":[16],"Adiabatic":[17],"Flip-flops":[18],"and":[19],"have":[22],"been":[23],"implemented":[24],"using":[25],"EEAL":[26,40],"style":[27],"in":[28],"a":[29],"TSMC":[30],"0.18":[31],"\u03bcm":[32],"CMOS":[33],"technology.":[34],"Extensive":[35],"CADENCE":[36],"simulations":[37],"show":[38],"that":[39],"circuit":[43],"consumes":[44],"only":[45],"22%-35%":[46],"of":[47],"total":[48],"consumed":[50],"by":[51],"others":[52],"imperative":[53],"logic":[54],"styles.":[55]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}