{"id":"https://openalex.org/W2033243307","doi":"https://doi.org/10.1109/isvdat.2014.6881065","title":"Power optimized PLL implementation in 180nm CMOS technology","display_name":"Power optimized PLL implementation in 180nm CMOS technology","publication_year":2014,"publication_date":"2014-07-01","ids":{"openalex":"https://openalex.org/W2033243307","doi":"https://doi.org/10.1109/isvdat.2014.6881065","mag":"2033243307"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2014.6881065","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2014.6881065","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046315050","display_name":"Patri Sreehari","orcid":null},"institutions":[{"id":"https://openalex.org/I121750182","display_name":"National Institute of Technology Warangal","ror":"https://ror.org/017ebfz38","country_code":"IN","type":"education","lineage":["https://openalex.org/I121750182"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Patri Sreehari","raw_affiliation_strings":["National Institute of Technology, Warangal-506004","[National Institute of Technology Warangal, India]"],"affiliations":[{"raw_affiliation_string":"National Institute of Technology, Warangal-506004","institution_ids":["https://openalex.org/I121750182"]},{"raw_affiliation_string":"[National Institute of Technology Warangal, India]","institution_ids":["https://openalex.org/I121750182"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088743741","display_name":"Pavankumarsharma Devulapalli","orcid":null},"institutions":[{"id":"https://openalex.org/I121750182","display_name":"National Institute of Technology Warangal","ror":"https://ror.org/017ebfz38","country_code":"IN","type":"education","lineage":["https://openalex.org/I121750182"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pavankumarsharma Devulapalli","raw_affiliation_strings":["National Institute of Technology, Warangal-506004","[National Institute of Technology Warangal, India]"],"affiliations":[{"raw_affiliation_string":"National Institute of Technology, Warangal-506004","institution_ids":["https://openalex.org/I121750182"]},{"raw_affiliation_string":"[National Institute of Technology Warangal, India]","institution_ids":["https://openalex.org/I121750182"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015630721","display_name":"Dhananjay Kewale","orcid":null},"institutions":[{"id":"https://openalex.org/I121750182","display_name":"National Institute of Technology Warangal","ror":"https://ror.org/017ebfz38","country_code":"IN","type":"education","lineage":["https://openalex.org/I121750182"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Dhananjay Kewale","raw_affiliation_strings":["National Institute of Technology, Warangal-506004","[National Institute of Technology Warangal, India]"],"affiliations":[{"raw_affiliation_string":"National Institute of Technology, Warangal-506004","institution_ids":["https://openalex.org/I121750182"]},{"raw_affiliation_string":"[National Institute of Technology Warangal, India]","institution_ids":["https://openalex.org/I121750182"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068913636","display_name":"Omkar Asbe","orcid":null},"institutions":[{"id":"https://openalex.org/I121750182","display_name":"National Institute of Technology Warangal","ror":"https://ror.org/017ebfz38","country_code":"IN","type":"education","lineage":["https://openalex.org/I121750182"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Omkar Asbe","raw_affiliation_strings":["National Institute of Technology, Warangal-506004","[National Institute of Technology Warangal, India]"],"affiliations":[{"raw_affiliation_string":"National Institute of Technology, Warangal-506004","institution_ids":["https://openalex.org/I121750182"]},{"raw_affiliation_string":"[National Institute of Technology Warangal, India]","institution_ids":["https://openalex.org/I121750182"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110492065","display_name":"K. S. R. Krishna Prasad","orcid":null},"institutions":[{"id":"https://openalex.org/I121750182","display_name":"National Institute of Technology Warangal","ror":"https://ror.org/017ebfz38","country_code":"IN","type":"education","lineage":["https://openalex.org/I121750182"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"K S R Krishna Prasad","raw_affiliation_strings":["National Institute of Technology, Warangal-506004","[National Institute of Technology Warangal, India]"],"affiliations":[{"raw_affiliation_string":"National Institute of Technology, Warangal-506004","institution_ids":["https://openalex.org/I121750182"]},{"raw_affiliation_string":"[National Institute of Technology Warangal, India]","institution_ids":["https://openalex.org/I121750182"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5046315050"],"corresponding_institution_ids":["https://openalex.org/I121750182"],"apc_list":null,"apc_paid":null,"fwci":0.8373,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.77024548,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9921000003814697,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8716071844100952},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.7910914421081543},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.6942977905273438},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.6842518448829651},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.6462208032608032},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6443291306495667},{"id":"https://openalex.org/keywords/phase-frequency-detector","display_name":"Phase frequency detector","score":0.6432844400405884},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.6263616681098938},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5715968012809753},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.5551036596298218},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.5065044164657593},{"id":"https://openalex.org/keywords/frequency-offset","display_name":"Frequency offset","score":0.5008747577667236},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44898727536201477},{"id":"https://openalex.org/keywords/charge-pump","display_name":"Charge pump","score":0.44662928581237793},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.44029369950294495},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31738391518592834},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20655781030654907},{"id":"https://openalex.org/keywords/orthogonal-frequency-division-multiplexing","display_name":"Orthogonal frequency-division multiplexing","score":0.08914405107498169}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8716071844100952},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.7910914421081543},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.6942977905273438},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.6842518448829651},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.6462208032608032},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6443291306495667},{"id":"https://openalex.org/C2776158855","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase frequency detector","level":5,"score":0.6432844400405884},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.6263616681098938},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5715968012809753},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.5551036596298218},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.5065044164657593},{"id":"https://openalex.org/C49319798","wikidata":"https://www.wikidata.org/wiki/Q5502874","display_name":"Frequency offset","level":4,"score":0.5008747577667236},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44898727536201477},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.44662928581237793},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.44029369950294495},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31738391518592834},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20655781030654907},{"id":"https://openalex.org/C40409654","wikidata":"https://www.wikidata.org/wiki/Q375889","display_name":"Orthogonal frequency-division multiplexing","level":3,"score":0.08914405107498169},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2014.6881065","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2014.6881065","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8600000143051147,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W610924828","https://openalex.org/W1566916904","https://openalex.org/W1597620877","https://openalex.org/W2023264022","https://openalex.org/W2540621575"],"related_works":["https://openalex.org/W3093724499","https://openalex.org/W2213169543","https://openalex.org/W2062737926","https://openalex.org/W2369807905","https://openalex.org/W2979324006","https://openalex.org/W1504159650","https://openalex.org/W4385624389","https://openalex.org/W4381745543","https://openalex.org/W2087564251","https://openalex.org/W2558244976"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3],"design":[4],"of":[5,29,52,60,70,124],"power":[6,78,97,128],"optimized":[7],"phase":[8,58],"locked":[9],"loop":[10],"for":[11,92],"frequency":[12,93,114],"synthesis,":[13],"Clock":[14],"and":[15,20,24,41,57,90,98,126],"Data":[16],"recovery,":[17],"carrier":[18],"synchronization":[19],"many":[21],"more":[22],"communication":[23],"VLSI":[25],"applications.":[26],"PLL":[27,101],"consist":[28,69],"Phase":[30],"Frequency":[31,67],"Detector,":[32],"charge":[33,81],"pump":[34],"along":[35,72],"with":[36,49,73,76,112],"passive":[37,83],"low":[38,77,84],"pass":[39,85],"filter":[40],"wide":[42],"tuning":[43,50],"VCO.":[44],"A":[45],"modified":[46,87],"ring":[47,88],"oscillator":[48,89],"range":[51,107],"280":[53],"MHz":[54],"to":[55,110,118],"2.47GHz":[56],"noise":[59],"\u2212112.4dBc/Hz":[61],"at":[62,132],"1MHz":[63],"offset":[64],"is":[65,130],"designed.":[66],"Detector":[68],"DFF":[71],"CMOS":[74],"gates":[75],"architectures.":[79],"Traditional":[80],"pump,":[82],"filter,":[86],"divider":[91],"synthesis":[94],"offers":[95],"less":[96],"system":[99],"noise.":[100],"proposed":[102],"here":[103],"has":[104],"lock":[105],"in":[106,122],"from":[108,116],"500MHz":[109],"1GHz":[111,117],"output":[113],"ranging":[115],"2GHz,":[119],"maximum":[120,127],"pull":[121],"time":[123],"244ns":[125],"consumed":[129],"252\u03bcW":[131],"2GHz.":[133]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}