{"id":"https://openalex.org/W1985411035","doi":"https://doi.org/10.1109/isvdat.2014.6881062","title":"An empirical delta delay model for highly scaled CMOS inverter considering Well Proximity Effect","display_name":"An empirical delta delay model for highly scaled CMOS inverter considering Well Proximity Effect","publication_year":2014,"publication_date":"2014-07-01","ids":{"openalex":"https://openalex.org/W1985411035","doi":"https://doi.org/10.1109/isvdat.2014.6881062","mag":"1985411035"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2014.6881062","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2014.6881062","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007210525","display_name":"Bijay Kumar Dalai","orcid":null},"institutions":[{"id":"https://openalex.org/I1293226324","display_name":"UNESCO","ror":"https://ror.org/04h4z8k05","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1286959531","https://openalex.org/I1293226324","https://openalex.org/I2801247003"]},{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["FR","IN"],"is_corresponding":true,"raw_author_name":"Bijay Kumar Dalai","raw_affiliation_strings":["Freescale India Pvt. Ltd., Noida, India","Dept. of Electron. & Commun. Eng., Indian Inst. of Technol.-Roorkee, Roorkee, India"],"affiliations":[{"raw_affiliation_string":"Freescale India Pvt. Ltd., Noida, India","institution_ids":["https://openalex.org/I1293226324"]},{"raw_affiliation_string":"Dept. of Electron. & Commun. Eng., Indian Inst. of Technol.-Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035569725","display_name":"N. Karnnan","orcid":null},"institutions":[{"id":"https://openalex.org/I1293226324","display_name":"UNESCO","ror":"https://ror.org/04h4z8k05","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1286959531","https://openalex.org/I1293226324","https://openalex.org/I2801247003"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"N. Karnnan","raw_affiliation_strings":["Freescale India Pvt. Ltd. Noida, India","[Freescale India Pvt. Ltd., Noida, India]"],"affiliations":[{"raw_affiliation_string":"Freescale India Pvt. Ltd. Noida, India","institution_ids":["https://openalex.org/I1293226324"]},{"raw_affiliation_string":"[Freescale India Pvt. Ltd., Noida, India]","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077212855","display_name":"Arvind Sharma","orcid":"https://orcid.org/0000-0003-2006-3263"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Arvind Sharma","raw_affiliation_strings":["Departmet of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Roorkee, India","Dept. of Electron. & Commun. Eng., Indian Inst. of Technol.-Roorkee, Roorkee, India"],"affiliations":[{"raw_affiliation_string":"Departmet of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]},{"raw_affiliation_string":"Dept. of Electron. & Commun. Eng., Indian Inst. of Technol.-Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031850929","display_name":"Anand Bulusu","orcid":"https://orcid.org/0000-0002-3986-3730"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bulusu Anand","raw_affiliation_strings":["Departmet of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Roorkee, India","Dept. of Electron. & Commun. Eng., Indian Inst. of Technol.-Roorkee, Roorkee, India"],"affiliations":[{"raw_affiliation_string":"Departmet of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]},{"raw_affiliation_string":"Dept. of Electron. & Commun. Eng., Indian Inst. of Technol.-Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5007210525"],"corresponding_institution_ids":["https://openalex.org/I1293226324","https://openalex.org/I154851008"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05246994,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.8090268969535828},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7751249074935913},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.6645132899284363},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5802765488624573},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5331610441207886},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5136991739273071},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.4324015974998474},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.29090142250061035},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2725965976715088},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12444809079170227}],"concepts":[{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.8090268969535828},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7751249074935913},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.6645132899284363},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5802765488624573},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5331610441207886},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5136991739273071},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.4324015974998474},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29090142250061035},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2725965976715088},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12444809079170227},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2014.6881062","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2014.6881062","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6299999952316284,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2185377952"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W2367891013","https://openalex.org/W98453623","https://openalex.org/W2340624421","https://openalex.org/W2109445684","https://openalex.org/W2081082331"],"abstract_inverted_index":{"As":[0],"the":[1,27,45],"semiconductor":[2],"industry":[3],"is":[4,17],"moving":[5],"down":[6],"to":[7,70],"deep-sub":[8],"micron":[9],"era":[10],"(below":[11],"45nm),":[12],"Well":[13],"Proximity":[14],"Effect":[15],"(WPE)":[16],"causing":[18],"significant":[19],"variations":[20],"in":[21,34,61],"device":[22],"performance.":[23],"This":[24],"may":[25],"impact":[26,46],"functionality":[28],"and":[29,52,83],"performance":[30],"of":[31,47,68],"circuit":[32],"designs":[33],"highly":[35],"scaled":[36],"CMOS":[37],"technologies.":[38],"In":[39],"this":[40],"work,":[41],"we":[42],"have":[43],"studied":[44],"WPE":[48],"on":[49],"standard":[50,81,90],"cells":[51,82],"propose":[53],"an":[54,59],"empirical":[55],"delta-delay":[56],"model":[57,75],"for":[58,79,87],"inverter":[60],"28nm":[62],"technology":[63],"node":[64],"as":[65],"a":[66],"function":[67],"well":[69],"poly":[71],"edge":[72],"distance.":[73],"Our":[74],"can":[76,84],"be":[77,85],"extended":[78],"other":[80],"used":[86],"context":[88],"aware":[89],"cell":[91],"library":[92],"characterization":[93],"considering":[94],"WPE.":[95]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}