{"id":"https://openalex.org/W2117306282","doi":"https://doi.org/10.1109/isvdat.2014.6881038","title":"An analytical delay model for CMOS Inverter-Transmission Gate structure","display_name":"An analytical delay model for CMOS Inverter-Transmission Gate structure","publication_year":2014,"publication_date":"2014-07-01","ids":{"openalex":"https://openalex.org/W2117306282","doi":"https://doi.org/10.1109/isvdat.2014.6881038","mag":"2117306282"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2014.6881038","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2014.6881038","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079889004","display_name":"Mohammad Shueb Romi","orcid":null},"institutions":[{"id":"https://openalex.org/I189949046","display_name":"Integral University","ror":"https://ror.org/039zd5s34","country_code":"IN","type":"education","lineage":["https://openalex.org/I189949046"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Mohammad Shueb Romi","raw_affiliation_strings":["Electronics and Communication Engineering Department, Integral University, Lucknow, India","Electron. & Commun. Eng. Dept., Integral Univ., Lucknow, India"],"affiliations":[{"raw_affiliation_string":"Electronics and Communication Engineering Department, Integral University, Lucknow, India","institution_ids":["https://openalex.org/I189949046"]},{"raw_affiliation_string":"Electron. & Commun. Eng. Dept., Integral Univ., Lucknow, India","institution_ids":["https://openalex.org/I189949046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043959897","display_name":"Naushad Alam","orcid":"https://orcid.org/0000-0002-1636-7080"},"institutions":[{"id":"https://openalex.org/I171210897","display_name":"Aligarh Muslim University","ror":"https://ror.org/03kw9gc02","country_code":"IN","type":"education","lineage":["https://openalex.org/I171210897"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Naushad Alam","raw_affiliation_strings":["Aligarh Muslim University, Aligarh, India","Aligarh Muslim University,Aligarh,India"],"affiliations":[{"raw_affiliation_string":"Aligarh Muslim University, Aligarh, India","institution_ids":["https://openalex.org/I171210897"]},{"raw_affiliation_string":"Aligarh Muslim University,Aligarh,India","institution_ids":["https://openalex.org/I171210897"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022196746","display_name":"Mohd Yusuf Yasin","orcid":null},"institutions":[{"id":"https://openalex.org/I189949046","display_name":"Integral University","ror":"https://ror.org/039zd5s34","country_code":"IN","type":"education","lineage":["https://openalex.org/I189949046"]},{"id":"https://openalex.org/I4210163578","display_name":"Integral Consulting (United States)","ror":"https://ror.org/05hv0ec94","country_code":"US","type":"company","lineage":["https://openalex.org/I4210163578"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"M. Yusuf Yasin","raw_affiliation_strings":["Integral University, Lucknow, Uttar Pradesh, IN","Electron. & Commun. Eng. Dept., Integral Univ., Lucknow, India"],"affiliations":[{"raw_affiliation_string":"Integral University, Lucknow, Uttar Pradesh, IN","institution_ids":["https://openalex.org/I4210163578"]},{"raw_affiliation_string":"Electron. & Commun. Eng. Dept., Integral Univ., Lucknow, India","institution_ids":["https://openalex.org/I189949046"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5079889004"],"corresponding_institution_ids":["https://openalex.org/I189949046"],"apc_list":null,"apc_paid":null,"fwci":0.2093,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.61262772,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"45","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7357882857322693},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.7133200764656067},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6259288191795349},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5419756174087524},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5379953980445862},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4971032440662384},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.4949628710746765},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4803656041622162},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.473619669675827},{"id":"https://openalex.org/keywords/transmission","display_name":"Transmission (telecommunications)","score":0.4566071033477783},{"id":"https://openalex.org/keywords/parasitic-capacitance","display_name":"Parasitic capacitance","score":0.4197620153427124},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2825828790664673},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2342211902141571},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.13060671091079712},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12037196755409241}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7357882857322693},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.7133200764656067},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6259288191795349},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5419756174087524},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5379953980445862},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4971032440662384},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.4949628710746765},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4803656041622162},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.473619669675827},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.4566071033477783},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.4197620153427124},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2825828790664673},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2342211902141571},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13060671091079712},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12037196755409241},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2014.6881038","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2014.6881038","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5600000023841858,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W205014757","https://openalex.org/W1985212093","https://openalex.org/W1992073606","https://openalex.org/W2017807298","https://openalex.org/W2070241982","https://openalex.org/W2108923470","https://openalex.org/W2117648153","https://openalex.org/W2118286891","https://openalex.org/W2133729455","https://openalex.org/W2159398026","https://openalex.org/W2249092350","https://openalex.org/W4285719527","https://openalex.org/W6691306134"],"related_works":["https://openalex.org/W2058545256","https://openalex.org/W4396689093","https://openalex.org/W2394034449","https://openalex.org/W2904654231","https://openalex.org/W4210807885","https://openalex.org/W2051045034","https://openalex.org/W2248915580","https://openalex.org/W2999380399","https://openalex.org/W4304890870","https://openalex.org/W2126779451"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,46,52],"novel":[4,20],"approach":[5],"for":[6],"delay":[7,89],"modeling":[8],"of":[9,58],"Inverter":[10],"followed":[11],"by":[12],"Transmission":[13],"Gate":[14],"(Inv-TG)":[15],"structure.":[16],"Our":[17],"model":[18,70,92],"is":[19,93],"in":[21,62,86],"the":[22,27,33,42,56,63,72,84,87,95],"sense":[23],"that":[24,83],"it":[25],"considers":[26],"series":[28],"stack":[29],"effect":[30,57],"along":[31],"with":[32],"internal":[34],"node":[35],"voltage":[36],"and":[37],"parasitic":[38],"capacitance":[39],"while":[40],"treating":[41],"Inv-TG":[43],"structure":[44],"as":[45],"single":[47],"entity.":[48],"Subsequently,":[49],"we":[50],"propose":[51],"methodology":[53],"to":[54],"incorporate":[55],"Process-Voltage-Temperature":[59],"(PVT)":[60],"variations":[61],"derived":[64,69],"model.":[65],"We":[66,81],"compare":[67],"our":[68,91],"against":[71],"SPICE":[73],"simulation":[74],"results":[75],"using":[76,90],"32nm":[77],"Predictive":[78],"Technology":[79],"Model.":[80],"observe":[82],"error":[85],"estimated":[88],"within":[94],"acceptable":[96],"range":[97],"(<":[98],"10%).":[99]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}