{"id":"https://openalex.org/W2002315594","doi":"https://doi.org/10.1109/isvdat.2014.6881037","title":"UVM based STBUS verification IP for verifying SoC architectures","display_name":"UVM based STBUS verification IP for verifying SoC architectures","publication_year":2014,"publication_date":"2014-07-01","ids":{"openalex":"https://openalex.org/W2002315594","doi":"https://doi.org/10.1109/isvdat.2014.6881037","mag":"2002315594"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2014.6881037","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2014.6881037","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047786133","display_name":"Pranay Samanta","orcid":null},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Pranay Samanta","raw_affiliation_strings":["Electronics and Communication Engineering, Indraprastha Institute of Information Technology, New Delhi, India","Indraprastha Inst. of Inf. Technol. New Delhi, Electron. & Commun. Eng., New Dehli, India"],"affiliations":[{"raw_affiliation_string":"Electronics and Communication Engineering, Indraprastha Institute of Information Technology, New Delhi, India","institution_ids":["https://openalex.org/I119939252"]},{"raw_affiliation_string":"Indraprastha Inst. of Inf. Technol. New Delhi, Electron. & Commun. Eng., New Dehli, India","institution_ids":["https://openalex.org/I119939252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087828471","display_name":"Deepak Chauhan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094169","display_name":"STMicroelectronics (India)","ror":"https://ror.org/00ft7bw25","country_code":"IN","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210094169"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Deepak Chauhan","raw_affiliation_strings":["ST Microelectronics, Greater Noida, India","ST Microelectron., Noida, India"],"affiliations":[{"raw_affiliation_string":"ST Microelectronics, Greater Noida, India","institution_ids":["https://openalex.org/I4210094169"]},{"raw_affiliation_string":"ST Microelectron., Noida, India","institution_ids":["https://openalex.org/I4210094169"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012777677","display_name":"Sujay Deb","orcid":"https://orcid.org/0000-0002-6247-8718"},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sujay Deb","raw_affiliation_strings":["Electronics and Communication Engineering, Indraprastha Institute of Information Technology, New Delhi, India","Indraprastha Inst. of Inf. Technol. New Delhi, Electron. & Commun. Eng., New Dehli, India"],"affiliations":[{"raw_affiliation_string":"Electronics and Communication Engineering, Indraprastha Institute of Information Technology, New Delhi, India","institution_ids":["https://openalex.org/I119939252"]},{"raw_affiliation_string":"Indraprastha Inst. of Inf. Technol. New Delhi, Electron. & Commun. Eng., New Dehli, India","institution_ids":["https://openalex.org/I119939252"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022988165","display_name":"Piyush Kumar Gupta","orcid":"https://orcid.org/0000-0002-3346-910X"},"institutions":[{"id":"https://openalex.org/I4210094169","display_name":"STMicroelectronics (India)","ror":"https://ror.org/00ft7bw25","country_code":"IN","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210094169"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Piyush Kumar Gupta","raw_affiliation_strings":["ST Microelectronics, Greater Noida, India","ST Microelectron., Noida, India"],"affiliations":[{"raw_affiliation_string":"ST Microelectronics, Greater Noida, India","institution_ids":["https://openalex.org/I4210094169"]},{"raw_affiliation_string":"ST Microelectron., Noida, India","institution_ids":["https://openalex.org/I4210094169"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5047786133"],"corresponding_institution_ids":["https://openalex.org/I119939252"],"apc_list":null,"apc_paid":null,"fwci":1.8389,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.84672698,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7884336709976196},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.668606698513031},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.6499679684638977},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.6365523338317871},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.5467807054519653},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5432941913604736},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5277800559997559},{"id":"https://openalex.org/keywords/verification","display_name":"Verification","score":0.42855706810951233},{"id":"https://openalex.org/keywords/software-verification","display_name":"Software verification","score":0.41426119208335876},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3910343647003174},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15108391642570496},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12859401106834412},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.08055344223976135}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7884336709976196},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.668606698513031},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.6499679684638977},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.6365523338317871},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.5467807054519653},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5432941913604736},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5277800559997559},{"id":"https://openalex.org/C142284323","wikidata":"https://www.wikidata.org/wiki/Q7921323","display_name":"Verification","level":5,"score":0.42855706810951233},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.41426119208335876},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3910343647003174},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15108391642570496},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12859401106834412},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.08055344223976135},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2014.6881037","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2014.6881037","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6399999856948853,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1570032593","https://openalex.org/W2122760471","https://openalex.org/W6634130494"],"related_works":["https://openalex.org/W2361881307","https://openalex.org/W2392047570","https://openalex.org/W2363848262","https://openalex.org/W4205300843","https://openalex.org/W3120172095","https://openalex.org/W3155012083","https://openalex.org/W2355428260","https://openalex.org/W1985271980","https://openalex.org/W2059150015","https://openalex.org/W2035244079"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,56,71],"propose":[4],"the":[5,38,49,52,59,63,68,77],"design":[6],"and":[7,28,66],"development":[8],"of":[9,13,51,62],"verification":[10,30],"IP":[11],"(VIP)":[12],"STBUS,":[14],"a":[15,25,80],"widely":[16],"used":[17],"bus":[18],"protocol":[19,65],"from":[20],"STMicroelectronics":[21],"[1].":[22],"VIP":[23,78],"is":[24],"standalone,":[26],"pre-verified":[27],"built-in":[29],"infrastructure,":[31],"which":[32],"can":[33],"be":[34],"easily":[35],"plugged":[36],"in":[37,79],"simulation-based":[39],"tests.":[40],"We":[41],"have":[42,57,72],"followed":[43],"Universal":[44],"Verification":[45],"Methodology":[46],"(UVM)":[47],"for":[48],"modelling":[50],"STBUS":[53,64],"VIP.":[54,69],"Firstly":[55],"verified":[58],"important":[60],"properties":[61],"made":[67],"Then":[70],"shown":[73],"how":[74],"to":[75,82],"use":[76],"SoC":[81],"verify":[83],"IPs.":[84]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}