{"id":"https://openalex.org/W2005165451","doi":"https://doi.org/10.1109/isvdat.2014.6881036","title":"A spare link based reliable Network-on-Chip design","display_name":"A spare link based reliable Network-on-Chip design","publication_year":2014,"publication_date":"2014-07-01","ids":{"openalex":"https://openalex.org/W2005165451","doi":"https://doi.org/10.1109/isvdat.2014.6881036","mag":"2005165451"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2014.6881036","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2014.6881036","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085560567","display_name":"Navonil Chatterjee","orcid":"https://orcid.org/0000-0002-8402-8195"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]},{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Navonil Chatterjee","raw_affiliation_strings":["Indian Institute of Technology Delhi, New Delhi, Delhi, IN","Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Delhi, New Delhi, Delhi, IN","institution_ids":["https://openalex.org/I68891433"]},{"raw_affiliation_string":"Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024230729","display_name":"Neeli R. Prasad","orcid":"https://orcid.org/0000-0002-4418-2200"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"N. Prasad","raw_affiliation_strings":["Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur"],"affiliations":[{"raw_affiliation_string":"Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079066439","display_name":"Santanu Chattapadhya","orcid":null},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]},{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Santanu Chattapadhya","raw_affiliation_strings":["Indian Institute of Technology Delhi, New Delhi, Delhi, IN","Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Delhi, New Delhi, Delhi, IN","institution_ids":["https://openalex.org/I68891433"]},{"raw_affiliation_string":"Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5085560567"],"corresponding_institution_ids":["https://openalex.org/I145894827","https://openalex.org/I68891433"],"apc_list":null,"apc_paid":null,"fwci":0.6896,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.73276929,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10018","display_name":"Advancements in Battery Materials","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10179","display_name":"Supercapacitor Materials and Fabrication","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spare-part","display_name":"Spare part","score":0.8179031610488892},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7312964797019958},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.6228662729263306},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5935130715370178},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5279402136802673},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.5099779367446899},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4945318400859833},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4516278803348541},{"id":"https://openalex.org/keywords/network-planning-and-design","display_name":"Network planning and design","score":0.4271267056465149},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.4185590445995331},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.394450843334198},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39353275299072266},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19974225759506226}],"concepts":[{"id":"https://openalex.org/C194648553","wikidata":"https://www.wikidata.org/wiki/Q1364774","display_name":"Spare part","level":2,"score":0.8179031610488892},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7312964797019958},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6228662729263306},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5935130715370178},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5279402136802673},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.5099779367446899},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4945318400859833},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4516278803348541},{"id":"https://openalex.org/C114563136","wikidata":"https://www.wikidata.org/wiki/Q19725982","display_name":"Network planning and design","level":2,"score":0.4271267056465149},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.4185590445995331},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.394450843334198},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39353275299072266},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19974225759506226},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2014.6881036","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2014.6881036","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"18th International Symposium on VLSI Design and Test","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1564284267","https://openalex.org/W1656777224","https://openalex.org/W1999440382","https://openalex.org/W2070359319","https://openalex.org/W2074702992","https://openalex.org/W2100956485","https://openalex.org/W2101267004","https://openalex.org/W2106823673","https://openalex.org/W2129233376","https://openalex.org/W2144709243","https://openalex.org/W2149637086","https://openalex.org/W2160642395","https://openalex.org/W2165331565","https://openalex.org/W2424427247","https://openalex.org/W3139765438","https://openalex.org/W3150832729","https://openalex.org/W4236129841"],"related_works":["https://openalex.org/W2052816277","https://openalex.org/W2167988973","https://openalex.org/W2603824091","https://openalex.org/W2439487276","https://openalex.org/W2560886726","https://openalex.org/W2091258882","https://openalex.org/W2541438272","https://openalex.org/W3006485811","https://openalex.org/W2013729863","https://openalex.org/W2510977931"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"have":[4],"presented":[5],"a":[6],"reliable":[7],"On-chip":[8],"interconnection":[9],"network":[10,63,86],"design":[11,34,58],"using":[12],"spare":[13,44],"links.":[14,30],"It":[15],"helps":[16],"to":[17,26,93],"mitigate":[18],"the":[19,36],"problem":[20],"of":[21,28,54,74,85],"fault":[22],"chain":[23],"formation":[24],"due":[25],"failure":[27],"boundary":[29,40],"The":[31,80],"modified":[32],"router":[33],"uses":[35],"redundant":[37],"ports":[38],"in":[39,52,72,83],"routers":[41,51],"along":[42,64],"with":[43,49,65,96],"links":[45],"for":[46],"establishing":[47],"connection":[48],"adjacent":[50],"case":[53,73],"link":[55,78],"faults.":[56],"This":[57],"modification":[59],"on":[60],"mesh":[61],"based":[62],"proposed":[66],"routing":[67],"algorithm":[68],"improves":[69],"system":[70],"reliability":[71],"single":[75],"and":[76],"multiple":[77],"failures.":[79],"performance":[81],"evaluation":[82],"terms":[84],"latency":[87],"has":[88],"also":[89],"been":[90],"improved":[91],"compared":[92],"recent":[94],"works":[95],"minimal":[97],"area":[98],"overhead.":[99]},"counts_by_year":[{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}