{"id":"https://openalex.org/W2541052666","doi":"https://doi.org/10.1109/issoc.2003.1267703","title":"Performance of dynamically scheduling VLIW instructions","display_name":"Performance of dynamically scheduling VLIW instructions","publication_year":2004,"publication_date":"2004-06-21","ids":{"openalex":"https://openalex.org/W2541052666","doi":"https://doi.org/10.1109/issoc.2003.1267703","mag":"2541052666"},"language":"en","primary_location":{"id":"doi:10.1109/issoc.2003.1267703","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2003.1267703","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054699217","display_name":"Sung-Hyun Jee","orcid":null},"institutions":[{"id":"https://openalex.org/I323946660","display_name":"Baekseok Culture University","ror":"https://ror.org/00jpxtg25","country_code":"KR","type":"education","lineage":["https://openalex.org/I323946660"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Sunghyun Jee","raw_affiliation_strings":["Department of Computer Information, Cheonan College of Foreign Studies, Chonan, Chungcheongnam, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Computer Information, Cheonan College of Foreign Studies, Chonan, Chungcheongnam, South Korea","institution_ids":["https://openalex.org/I323946660"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025286899","display_name":"Kannappan Palaniappan","orcid":"https://orcid.org/0000-0003-2663-1380"},"institutions":[{"id":"https://openalex.org/I76835614","display_name":"University of Missouri","ror":"https://ror.org/02ymw8z06","country_code":"US","type":"education","lineage":["https://openalex.org/I76835614"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Palaniappan","raw_affiliation_strings":["Department of Computer Science, University of Missouri, Columbia, Columbia, MO, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Missouri, Columbia, Columbia, MO, USA","institution_ids":["https://openalex.org/I76835614"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5054699217"],"corresponding_institution_ids":["https://openalex.org/I323946660"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.29936056,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"89","issue":null,"first_page":"7","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9678999781608582,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9559000134468079,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9764156341552734},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8870711326599121},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6925128698348999},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6385249495506287},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5266618132591248},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.5207407474517822},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.5034026503562927},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4957329034805298},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4807872176170349},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4503641128540039},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.4438610076904297},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.43994706869125366},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.3052269220352173},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.23677068948745728},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16148841381072998},{"id":"https://openalex.org/keywords/two-level-scheduling","display_name":"Two-level scheduling","score":0.12373432517051697}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9764156341552734},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8870711326599121},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6925128698348999},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6385249495506287},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5266618132591248},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.5207407474517822},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.5034026503562927},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4957329034805298},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4807872176170349},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4503641128540039},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.4438610076904297},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.43994706869125366},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.3052269220352173},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.23677068948745728},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16148841381072998},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.12373432517051697},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/issoc.2003.1267703","is_oa":false,"landing_page_url":"https://doi.org/10.1109/issoc.2003.1267703","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W173680650","https://openalex.org/W2016285626","https://openalex.org/W2055511200","https://openalex.org/W2106539850","https://openalex.org/W2137991591","https://openalex.org/W2159651756","https://openalex.org/W4230631792","https://openalex.org/W6680740653","https://openalex.org/W6683707268"],"related_works":["https://openalex.org/W2134136106","https://openalex.org/W2562747857","https://openalex.org/W1599272622","https://openalex.org/W4213212800","https://openalex.org/W4242411138","https://openalex.org/W2353958330","https://openalex.org/W2734211308","https://openalex.org/W25845550","https://openalex.org/W2154920218","https://openalex.org/W2684728181"],"abstract_inverted_index":{"This":[0],"paper":[1],"evaluates":[2],"performance":[3],"of":[4,38],"the":[5,53,60,67],"dynamically":[6,20],"instruction":[7],"scheduled":[8],"VLIW":[9,22,39,68],"(DISVLIW)":[10],"processor":[11,15,55,62,69],"architecture.":[12],"The":[13],"DISVLIW":[14,54,61],"architecture":[16,56],"is":[17],"designed":[18],"for":[19,49],"scheduling":[21,33,37],"instructions":[23,40],"using":[24],"dependency":[25],"information.":[26],"Features":[27],"such":[28],"as":[29],"explicit":[30],"parallelism,":[31],"balanced":[32],"effort,":[34],"and":[35,57],"dynamic":[36],"can":[41],"be":[42],"used":[43],"to":[44],"provide":[45],"a":[46],"sound":[47],"structure":[48],"supercomputing.":[50],"We":[51],"simulate":[52],"show":[58],"that":[59],"performs":[63],"significantly":[64],"better":[65],"than":[66],"across":[70],"various":[71],"numerical":[72],"benchmark":[73],"applications.":[74]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}