{"id":"https://openalex.org/W3135290830","doi":"https://doi.org/10.1109/isscc42613.2021.9365800","title":"11.4 A High-Accuracy Multi-Phase Injection-Locked 8-Phase 7GHz Clock Generator in 65nm with 7b Phase Interpolators for High-Speed Data Links","display_name":"11.4 A High-Accuracy Multi-Phase Injection-Locked 8-Phase 7GHz Clock Generator in 65nm with 7b Phase Interpolators for High-Speed Data Links","publication_year":2021,"publication_date":"2021-02-13","ids":{"openalex":"https://openalex.org/W3135290830","doi":"https://doi.org/10.1109/isscc42613.2021.9365800","mag":"3135290830"},"language":"en","primary_location":{"id":"doi:10.1109/isscc42613.2021.9365800","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc42613.2021.9365800","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Solid- State Circuits Conference (ISSCC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023389350","display_name":"Zhaowen Wang","orcid":"https://orcid.org/0000-0002-8475-850X"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhaowen Wang","raw_affiliation_strings":["Columbia University, New York, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Columbia University, New York, NY","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100434437","display_name":"Yudong Zhang","orcid":"https://orcid.org/0000-0002-4870-1493"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yudong Zhang","raw_affiliation_strings":["Columbia University, New York, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Columbia University, New York, NY","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045999566","display_name":"Yuka Onizuka","orcid":null},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuka Onizuka","raw_affiliation_strings":["Columbia University, New York, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Columbia University, New York, NY","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049341354","display_name":"Peter R. Kinget","orcid":"https://orcid.org/0000-0002-5707-6394"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter R. Kinget","raw_affiliation_strings":["Columbia University, New York, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Columbia University, New York, NY","institution_ids":["https://openalex.org/I78577930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I78577930"],"apc_list":null,"apc_paid":null,"fwci":6.9123,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":{"value":0.98225981,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"186","last_page":"188"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.7357590198516846},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.7109492421150208},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7018377780914307},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6176173686981201},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5654546022415161},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5450050234794617},{"id":"https://openalex.org/keywords/injection-locking","display_name":"Injection locking","score":0.4861309230327606},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.4834059774875641},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.44732779264450073},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4434848427772522},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3800964951515198},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37515950202941895},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3379160165786743},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2591063976287842},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21683618426322937},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.08454814553260803}],"concepts":[{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.7357590198516846},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.7109492421150208},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7018377780914307},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6176173686981201},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5654546022415161},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5450050234794617},{"id":"https://openalex.org/C101476363","wikidata":"https://www.wikidata.org/wiki/Q3798800","display_name":"Injection locking","level":3,"score":0.4861309230327606},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.4834059774875641},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.44732779264450073},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4434848427772522},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3800964951515198},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37515950202941895},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3379160165786743},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2591063976287842},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21683618426322937},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.08454814553260803},{"id":"https://openalex.org/C520434653","wikidata":"https://www.wikidata.org/wiki/Q38867","display_name":"Laser","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isscc42613.2021.9365800","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isscc42613.2021.9365800","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE International Solid- State Circuits Conference (ISSCC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2115791119","https://openalex.org/W2119440008","https://openalex.org/W2138652368","https://openalex.org/W2624563526","https://openalex.org/W2790961995","https://openalex.org/W2921562438"],"related_works":["https://openalex.org/W2118205354","https://openalex.org/W2082030077","https://openalex.org/W2150865404","https://openalex.org/W2138890091","https://openalex.org/W1995174288","https://openalex.org/W2151516060","https://openalex.org/W2071461855","https://openalex.org/W1975693956","https://openalex.org/W2146109599","https://openalex.org/W1486698883"],"abstract_inverted_index":{"The":[0],"ever-increasing":[1],"Internet":[2],"data":[3,79],"demand":[4],"imposes":[5],"stringent":[6],"requirements":[7],"on":[8],"wireline":[9],"transceiver":[10],"speed,":[11],"jitter,":[12,325],"and":[13,29,49,66,73,80,103,129,168,217,298,305,326],"power.":[14],"A":[15],"low-noise,":[16,46,120],"multi-phase":[17,63,121,135],"clock":[18,48,64,90],"generator":[19,65],"(MPCG)":[20],"is":[21,94,149,319],"a":[22,40,45,56,62,85,97,139,145,172,227,270,274,285,315,320],"crucial":[23],"building":[24],"block":[25],"in":[26,84,154],"both":[27],"forwarded-clock":[28,86],"clock-data-recovery":[30],"(CDR)":[31],"based":[32],"clocking":[33],"systems":[34],"(Fig.":[35,233],"11.4.1).":[36],"In":[37,314],"CDR-based":[38],"systems,":[39],"global":[41],"phase-locked":[42],"loop":[43,174],"generates":[44,106],"differential":[47,183],"distributes":[50],"it":[51],"to":[52,124,197,253,280,283],"each":[53],"lane,":[54],"where":[55],"local":[57],"phase":[58,67,74,101,312],"adjuster,":[59],"consisting":[60],"of":[61,248],"interpolators":[68],"(PIs),":[69],"compensates":[70],"the":[71,77,88,92,104,110,134,152,188,191,194,199,206,209,212,218,237,245,249,254,261,276,292,296,311],"frequency":[72,147,161],"errors":[75],"between":[76,301],"incoming":[78],"quadrature":[81],"clocks;":[82],"while":[83,190,260],"system,":[87],"forwarded":[89],"from":[91,144],"transmitter":[93],"adjusted":[95],"by":[96,257],"delay":[98],"line":[99],"for":[100,109,158,180,226],"deskew":[102],"MPCG":[105],"multiple":[107],"phases":[108],"ADCs.":[111],"Multi-phase":[112],"injection-locked":[113],"ring":[114],"oscillators":[115],"(MPILOSCs)":[116],"[1,2]":[117,155],"provide":[118],"accurate,":[119],"clocks":[122,184],"thanks":[123],"their":[125],"wide":[126],"locking":[127,250],"range":[128,251],"symmetric":[130],"structure,":[131],"but":[132],"generating":[133],"injection":[136,210,229,277,294],"signals":[137],"with":[138,171,303],"poly-phase":[140],"filter":[141],"[1]":[142],"or":[143],"double/quadruple":[146],"[2]":[148],"power-hungry.":[150],"Also,":[151],"circuits":[153],"lack":[156],"calibration":[157],"ROSC":[159,195,220],"free-running":[160],"(fosc)":[162],"variations":[163],"over":[164],"PVT.":[165],"Two-phase":[166],"(0\u00b0":[167],"180\u00b0)":[169],"IL-ROSCs":[170],"quadrature-locked":[173],"(OLL)":[175],"are":[176,185,224],"low-power,":[177],"low-area":[178],"MPCGs":[179],"PIs":[181],"[3-5];":[182],"injected":[186],"into":[187],"ROSC,":[189],"OLL":[192],"adjusts":[193],"biasing":[196],"suppress":[198],"IO":[200,214,239,323],"output":[201,215],"error,":[202],"assuming":[203],"that":[204,236],"when":[205,242,272],"fosc=":[207,267],"finj,":[208],"frequency,":[211],"smallest":[213,238],"error":[216,240],"widest":[219],"noise":[221,288],"suppression":[222,289],"bandwidth":[223],"obtained":[225],"given":[228],"strength.":[230],"However,":[231,291],"simulations":[232],"11.4.2)":[234],"show":[235],"occurs":[241],"foscis":[243],"near":[244],"lower":[246],"edge":[247],"due":[252],"imbalance":[255],"introduced":[256],"two-phase":[258],"injection,":[259,304,308],"optimum":[262],"jitter":[263],"point":[264],"remains":[265],"at":[266],"finj.":[268],"As":[269],"result,":[271],"using":[273],"OLL,":[275],"strength":[278],"has":[279],"be":[281],"increased":[282],"get":[284],"sufficiently":[286],"large":[287],"bandwidth.":[290],"stronger":[293],"degrades":[295,310],"amplitude":[297],"slope":[299],"balance":[300],"stages":[302,306],"without":[307],"which":[309],"accuracy.":[313],"OLL-based":[316],"architecture,":[317],"there":[318],"tradeoff":[321],"among":[322],"accuracy,":[324],"power":[327],"consumption.":[328]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":15},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":1}],"updated_date":"2026-08-11T07:18:39.950985","created_date":"2025-10-10T00:00:00"}