{"id":"https://openalex.org/W4415345180","doi":"https://doi.org/10.1109/isqed69900.2026.11534678","title":"Effective Capacitance Modeling Using Graph Neural Networks","display_name":"Effective Capacitance Modeling Using Graph Neural Networks","publication_year":2026,"publication_date":"2026-04-08","ids":{"openalex":"https://openalex.org/W4415345180","doi":"https://doi.org/10.1109/isqed69900.2026.11534678"},"language":"en","primary_location":{"id":"doi:10.1109/isqed69900.2026.11534678","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed69900.2026.11534678","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 27th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["arxiv","crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2507.03787","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100018295","display_name":"Eren Dogan","orcid":null},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eren Dogan","raw_affiliation_strings":["University of California Santa Cruz,Computer Science and Engineering,Santa Cruz,CA,95064"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California Santa Cruz,Computer Science and Engineering,Santa Cruz,CA,95064","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065218759","display_name":"Matthew R. Guthaus","orcid":"https://orcid.org/0000-0002-8113-4531"},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Matthew R. Guthaus","raw_affiliation_strings":["University of California Santa Cruz,Computer Science and Engineering,Santa Cruz,CA,95064"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California Santa Cruz,Computer Science and Engineering,Santa Cruz,CA,95064","institution_ids":["https://openalex.org/I185103710"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I185103710"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0088878,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.598800003528595,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.598800003528595,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7874000072479248},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7519000172615051},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6746000051498413},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6553999781608582},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5665000081062317},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5404999852180481},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4307999908924103},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.3939000070095062},{"id":"https://openalex.org/keywords/control-flow-graph","display_name":"Control flow graph","score":0.3853999972343445}],"concepts":[{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7874000072479248},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7519000172615051},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7299000024795532},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6746000051498413},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6553999781608582},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5665000081062317},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.559499979019165},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5404999852180481},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4307999908924103},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.40299999713897705},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.3939000070095062},{"id":"https://openalex.org/C27458966","wikidata":"https://www.wikidata.org/wiki/Q1187693","display_name":"Control flow graph","level":2,"score":0.3853999972343445},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.349700003862381},{"id":"https://openalex.org/C38349280","wikidata":"https://www.wikidata.org/wiki/Q1434290","display_name":"Flow (mathematics)","level":2,"score":0.3176000118255615},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.31060001254081726},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.2948000133037567},{"id":"https://openalex.org/C2989121073","wikidata":"https://www.wikidata.org/wiki/Q1309019","display_name":"Transient analysis","level":3,"score":0.29179999232292175},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.2915000021457672},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.2847000062465668},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.28439998626708984},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.27950000762939453},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.2702000141143799},{"id":"https://openalex.org/C2984173633","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Routing algorithm","level":4,"score":0.2702000141143799},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.26980000734329224},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.26170000433921814},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.25}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/isqed69900.2026.11534678","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed69900.2026.11534678","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2026 27th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},{"id":"pmh:oai:arXiv.org:2507.03787","is_oa":true,"landing_page_url":"https://arxiv.org/abs/2507.03787","pdf_url":"https://arxiv.org/pdf/2507.03787","source":{"id":"https://openalex.org/S4393918464","display_name":"ArXiv.org","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},{"id":"doi:10.48550/arxiv.2507.03787","is_oa":true,"landing_page_url":"https://doi.org/10.48550/arxiv.2507.03787","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2507.03787","is_oa":true,"landing_page_url":"https://arxiv.org/abs/2507.03787","pdf_url":"https://arxiv.org/pdf/2507.03787","source":{"id":"https://openalex.org/S4393918464","display_name":"ArXiv.org","issn_l":"2331-8422","issn":["2331-8422"],"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4415345180.pdf","grobid_xml":"https://content.openalex.org/works/W4415345180.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Static":[0],"timing":[1,15,43],"analysis":[2,20],"is":[3,65],"a":[4],"crucial":[5],"stage":[6],"in":[7],"the":[8,14,23,28,32,41,56,60,87,127],"VLSI":[9,45],"design":[10,46,61],"flow":[11],"that":[12,99],"verifies":[13],"correctness":[16],"of":[17,27,59],"circuits.":[18],"Timing":[19],"depends":[21],"on":[22,40,123],"placement":[24,35],"and":[25,36,73],"routing":[26,37,78,80],"design,":[29],"but":[30],"at":[31],"same":[33],"time,":[34],"efficiency":[38],"depend":[39],"final":[42],"performance.":[44],"flows":[47],"can":[48],"benefit":[49],"from":[50],"timing-related":[51],"prediction":[52],"to":[53,105],"better":[54,111],"perform":[55],"earlier":[57],"stages":[58],"flow.":[62],"Effective":[63],"capacitance":[64,92],"an":[66],"essential":[67],"input":[68],"for":[69],"gate":[70],"delay":[71],"calculation,":[72],"finding":[74],"exact":[75],"values":[76],"requires":[77],"or":[79],"estimates.":[81],"In":[82],"this":[83],"work,":[84],"we":[85],"propose":[86],"first":[88],"GNN-based":[89],"post-layout":[90],"effective":[91],"modeling":[93],"method,":[94],"GNN-":[95],"$C_{\\text":[96],"{eff":[97,117],"}}$,":[98],"achieves":[100,120],"significant":[101],"speed":[102],"gains":[103],"due":[104],"GPU":[106],"parallelization":[107,119],"while":[108],"also":[109],"providing":[110],"accuracy":[112],"than":[113],"current":[114],"heuristics.":[115],"GNN-$C_{\\text":[116],"}}$":[118],"929x":[121],"speedup":[122],"real-life":[124],"benchmarks":[125],"over":[126],"state-of-the-art":[128],"method":[129],"run":[130],"serially.":[131]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-20T00:00:00"}