{"id":"https://openalex.org/W3160029317","doi":"https://doi.org/10.1109/isqed51717.2021.9424359","title":"Machine Learning for Evaluating the Impact of Manufacturing Process Variations in High-Speed Interconnects","display_name":"Machine Learning for Evaluating the Impact of Manufacturing Process Variations in High-Speed Interconnects","publication_year":2021,"publication_date":"2021-04-07","ids":{"openalex":"https://openalex.org/W3160029317","doi":"https://doi.org/10.1109/isqed51717.2021.9424359","mag":"3160029317"},"language":"en","primary_location":{"id":"doi:10.1109/isqed51717.2021.9424359","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed51717.2021.9424359","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042199488","display_name":"Cemil S. Geyik","orcid":"https://orcid.org/0000-0002-7403-2502"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Cemil S. Geyik","raw_affiliation_strings":["Assembly and Test Technology Development, Intel Corporation, Chandler, AZ, USA","School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ, USA"],"affiliations":[{"raw_affiliation_string":"Assembly and Test Technology Development, Intel Corporation, Chandler, AZ, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108146049","display_name":"Zhichao Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhichao Zhang","raw_affiliation_strings":["Assembly and Test Technology Development, Intel Corporation, Chandler, AZ, USA"],"affiliations":[{"raw_affiliation_string":"Assembly and Test Technology Development, Intel Corporation, Chandler, AZ, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017551612","display_name":"Kemal Ayg\u00fcn","orcid":"https://orcid.org/0000-0002-1701-4746"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kemal Aygun","raw_affiliation_strings":["Assembly and Test Technology Development, Intel Corporation, Chandler, AZ, USA"],"affiliations":[{"raw_affiliation_string":"Assembly and Test Technology Development, Intel Corporation, Chandler, AZ, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001350359","display_name":"J.T. Aberle","orcid":"https://orcid.org/0000-0002-0623-0697"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James T. Aberle","raw_affiliation_strings":["School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5042199488"],"corresponding_institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I55732556"],"apc_list":null,"apc_paid":null,"fwci":1.103,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.76743844,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7397651672363281},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.6805813908576965},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.49561750888824463},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.43981266021728516},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.42077577114105225},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.4060797393321991},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.11422407627105713}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7397651672363281},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.6805813908576965},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.49561750888824463},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.43981266021728516},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.42077577114105225},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.4060797393321991},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.11422407627105713},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed51717.2021.9424359","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed51717.2021.9424359","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W10143836","https://openalex.org/W2097527655","https://openalex.org/W2126012398","https://openalex.org/W2512084252","https://openalex.org/W2586276609","https://openalex.org/W2782731083","https://openalex.org/W2900815930","https://openalex.org/W2955472794","https://openalex.org/W3046003371","https://openalex.org/W3093522614","https://openalex.org/W3145506661","https://openalex.org/W4235859934","https://openalex.org/W4247215908","https://openalex.org/W6784513809"],"related_works":["https://openalex.org/W2961085424","https://openalex.org/W4306674287","https://openalex.org/W3046775127","https://openalex.org/W3107602296","https://openalex.org/W3170094116","https://openalex.org/W4386462264","https://openalex.org/W4364306694","https://openalex.org/W4312192474","https://openalex.org/W4283697347","https://openalex.org/W4210805261"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,57],"machine":[4],"learning":[5,52],"based":[6,38],"modeling":[7,39,69],"methodology":[8,33],"to":[9,55,60,74],"analyze":[10],"the":[11,26,35],"impact":[12],"of":[13,21,28,46],"high-volume":[14],"manufacturing":[15],"process":[16],"variations":[17],"on":[18],"electrical":[19],"performance":[20],"high-speed":[22,41],"interconnects,":[23],"that":[24],"overcomes":[25],"limitations":[27],"traditional":[29],"approaches.":[30],"The":[31],"proposed":[32],"outperforms":[34],"response":[36],"surface":[37],"for":[40],"interconnects":[42],"and":[43,65],"is":[44,53,71],"capable":[45],"handling":[47],"highly":[48],"nonlinear":[49],"relationships.":[50],"Machine":[51],"demonstrated":[54],"be":[56],"promising":[58],"approach":[59],"explore":[61],"design":[62],"spaces":[63],"efficiently":[64],"accurately":[66],"even":[67],"when":[68],"data":[70],"limited":[72],"due":[73],"expensive":[75],"computational":[76],"cost.":[77]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}