{"id":"https://openalex.org/W3161519665","doi":"https://doi.org/10.1109/isqed51717.2021.9424296","title":"A Reconfigurable Asynchronous SERDES for Heterogenous Chiplet Interconnects","display_name":"A Reconfigurable Asynchronous SERDES for Heterogenous Chiplet Interconnects","publication_year":2021,"publication_date":"2021-04-07","ids":{"openalex":"https://openalex.org/W3161519665","doi":"https://doi.org/10.1109/isqed51717.2021.9424296","mag":"3161519665"},"language":"en","primary_location":{"id":"doi:10.1109/isqed51717.2021.9424296","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed51717.2021.9424296","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084364715","display_name":"Jainaveen Sundaram","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jainaveen Sundaram","raw_affiliation_strings":["Lozano & Tanay Karnik, Intel Corporation, Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Lozano & Tanay Karnik, Intel Corporation, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076143183","display_name":"Srinivasan Gopal","orcid":"https://orcid.org/0000-0003-4060-0716"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srinivasan Gopal","raw_affiliation_strings":["Lozano & Tanay Karnik, Intel Corporation, Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Lozano & Tanay Karnik, Intel Corporation, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023654968","display_name":"Thomas P. Thomas","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Thomas P Thomas","raw_affiliation_strings":["Lozano & Tanay Karnik, Intel Corporation, Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Lozano & Tanay Karnik, Intel Corporation, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068065538","display_name":"Edward A. Burton","orcid":"https://orcid.org/0000-0002-8072-4636"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Edward Burton","raw_affiliation_strings":["Lozano & Tanay Karnik, Intel Corporation, Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Lozano & Tanay Karnik, Intel Corporation, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003053622","display_name":"\u00c9rika Gisseth Le\u00f3n Ram\u00edrez","orcid":"https://orcid.org/0000-0003-0738-170X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Erika Ramirez","raw_affiliation_strings":["Lozano & Tanay Karnik, Intel Corporation, Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Lozano & Tanay Karnik, Intel Corporation, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5084364715"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.2005,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.49071007,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"542","last_page":"546"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.7873144745826721},{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.7466861009597778},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6758329272270203},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5964437127113342},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5306970477104187},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5193118453025818},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.5073558688163757},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.47888654470443726},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4170064628124237},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32060274481773376},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28426602482795715},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2177027463912964},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1894342601299286},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.18845391273498535},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14935865998268127}],"concepts":[{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.7873144745826721},{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.7466861009597778},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6758329272270203},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5964437127113342},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5306970477104187},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5193118453025818},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.5073558688163757},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.47888654470443726},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4170064628124237},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32060274481773376},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28426602482795715},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2177027463912964},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1894342601299286},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.18845391273498535},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14935865998268127},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed51717.2021.9424296","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed51717.2021.9424296","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2787275496","https://openalex.org/W2787310733","https://openalex.org/W2929880560","https://openalex.org/W2966268229","https://openalex.org/W2970416087","https://openalex.org/W3006702698","https://openalex.org/W3018363946","https://openalex.org/W3019560670","https://openalex.org/W3048214920","https://openalex.org/W4244395536","https://openalex.org/W6746861194"],"related_works":["https://openalex.org/W1544665014","https://openalex.org/W2748364266","https://openalex.org/W4243861219","https://openalex.org/W2556374054","https://openalex.org/W2069545207","https://openalex.org/W2092579166","https://openalex.org/W2969723039","https://openalex.org/W1977947048","https://openalex.org/W2914540329","https://openalex.org/W2906337187"],"abstract_inverted_index":{"With":[0],"advancing":[1],"packaging":[2],"technologies,":[3],"multi-die":[4],"integration":[5],"is":[6],"gaining":[7],"prominence":[8],"among":[9],"players":[10],"in":[11,68],"the":[12,75],"semiconductor":[13],"industry":[14],"for":[15],"its":[16,30],"ability":[17],"to":[18,54],"create":[19],"a":[20,43,49,55,86,96],"system":[21],"with":[22],"heterogenous":[23],"functionalities":[24],"(Digital":[25],"Logic/High-speed":[26],"I/O":[27,47,71],"etc.":[28],"at":[29,100],"most":[31],"efficient":[32,91],"process":[33],"node)":[34],"hence":[35],"improving":[36],"overall":[37],"silicon":[38],"yield.":[39],"This":[40],"work":[41],"presents":[42],"source-":[44],"synchronous":[45],"die-to-die":[46,70],"using":[48],"self-timed":[50],"loop":[51],"(behaviorally":[52],"analogous":[53],"gated":[56],"ring":[57],"oscillator)":[58],"that":[59],"generates":[60],"high-speed":[61],"edges,":[62],"eliminating":[63],"any":[64],"power-hungry":[65],"PLL/DLLs":[66],"found":[67],"traditional":[69],"interfaces.":[72],"In":[73],"addition,":[74],"proposed":[76],"asynchronous":[77],"architecture":[78],"enables":[79],"easy":[80],"reconfigurability":[81],"of":[82,98,107],"data":[83],"rates":[84],"under":[85],"small":[87],"form":[88],"factor":[89],"and":[90],"design-reuse.":[92],"The":[93],"scheme":[94],"achieves":[95],"maximum":[97],"4.8Gbps/wire":[99],"0.4pJ/b":[101],"generating":[102],"an":[103],"effective":[104],"shoreline":[105],"bandwidth":[106],"1.47Tbps/mm.":[108]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}