{"id":"https://openalex.org/W3161921619","doi":"https://doi.org/10.1109/isqed51717.2021.9424294","title":"Back-Bias Modulated UTBB SOI for System-on-Chip I/O Cells","display_name":"Back-Bias Modulated UTBB SOI for System-on-Chip I/O Cells","publication_year":2021,"publication_date":"2021-04-07","ids":{"openalex":"https://openalex.org/W3161921619","doi":"https://doi.org/10.1109/isqed51717.2021.9424294","mag":"3161921619"},"language":"en","primary_location":{"id":"doi:10.1109/isqed51717.2021.9424294","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed51717.2021.9424294","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013381366","display_name":"Ming-Yu Chang","orcid":"https://orcid.org/0009-0009-3351-0262"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Ming-Yu Chang","raw_affiliation_strings":["National Cheng Kung University, Tainan, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082770417","display_name":"Po-Yu Chao","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Yu Chao","raw_affiliation_strings":["National Cheng Kung University, Tainan, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085545279","display_name":"Meng\u2010Hsueh Chiang","orcid":"https://orcid.org/0000-0003-4789-6302"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Meng-Hsueh Chiang","raw_affiliation_strings":["National Cheng Kung University, Tainan, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5013381366"],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04127786,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"48","issue":null,"first_page":"311","last_page":"311"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.8705061078071594},{"id":"https://openalex.org/keywords/ldmos","display_name":"LDMOS","score":0.754790186882019},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.6124321222305298},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.5662963390350342},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.5638065338134766},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.5243035554885864},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5006504058837891},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4755946099758148},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.4097781777381897},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3871729373931885},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3315095901489258},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31046855449676514}],"concepts":[{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.8705061078071594},{"id":"https://openalex.org/C31672976","wikidata":"https://www.wikidata.org/wiki/Q4042432","display_name":"LDMOS","level":4,"score":0.754790186882019},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.6124321222305298},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.5662963390350342},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.5638065338134766},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.5243035554885864},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5006504058837891},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4755946099758148},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.4097781777381897},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3871729373931885},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3315095901489258},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31046855449676514}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed51717.2021.9424294","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed51717.2021.9424294","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.49000000953674316,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2028109466","https://openalex.org/W2144400716","https://openalex.org/W2746777543"],"related_works":["https://openalex.org/W1979352749","https://openalex.org/W1964508419","https://openalex.org/W2326188151","https://openalex.org/W2031432268","https://openalex.org/W2386361943","https://openalex.org/W2149895879","https://openalex.org/W4250300609","https://openalex.org/W2010357007","https://openalex.org/W2765340795","https://openalex.org/W2545707786"],"abstract_inverted_index":{"Laterally":[0],"diffused":[1],"MOSFET":[2],"(LDMOS)":[3],"using":[4],"ultra-thin":[5],"body":[6],"and":[7,24],"buried":[8],"oxide":[9],"(BOX)":[10],"silicon-on-insulator":[11],"(UTBB":[12],"SOI)":[13],"is":[14],"demonstrated.":[15],"The":[16,27],"proposed":[17],"back":[18],"bias":[19],"technique":[20],"offers":[21],"design":[22],"flexibility":[23],"process":[25],"simplicity.":[26],"same":[28],"back-gate":[29],"biases":[30],"that":[31],"are":[32],"applied":[33,43],"to":[34,44],"core":[35],"devices":[36],"for":[37,46],"multiple":[38],"threshold":[39],"voltage":[40],"can":[41],"be":[42],"LDMOS":[45],"optimal":[47],"I/O":[48],"cells":[49],"without":[50],"additional":[51],"processes.":[52]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}