{"id":"https://openalex.org/W3161185586","doi":"https://doi.org/10.1109/isqed51717.2021.9424266","title":"On the Correlation between Resource Minimization and Interconnect Complexities in High-Level Synthesis","display_name":"On the Correlation between Resource Minimization and Interconnect Complexities in High-Level Synthesis","publication_year":2021,"publication_date":"2021-04-07","ids":{"openalex":"https://openalex.org/W3161185586","doi":"https://doi.org/10.1109/isqed51717.2021.9424266","mag":"3161185586"},"language":"en","primary_location":{"id":"doi:10.1109/isqed51717.2021.9424266","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed51717.2021.9424266","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://figshare.com/articles/conference_contribution/On_the_Correlation_between_Resource_Minimization_and_Interconnect_Complexities_in_High-Level_Synthesis/23639547","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006638081","display_name":"Shantanu Dutt","orcid":null},"institutions":[{"id":"https://openalex.org/I39422238","display_name":"University of Illinois Chicago","ror":"https://ror.org/02mpq6x41","country_code":"US","type":"education","lineage":["https://openalex.org/I39422238"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shantanu Dutt","raw_affiliation_strings":["University of Illinois at Chicago"],"affiliations":[{"raw_affiliation_string":"University of Illinois at Chicago","institution_ids":["https://openalex.org/I39422238"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000321053","display_name":"Xiuyan Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I39422238","display_name":"University of Illinois Chicago","ror":"https://ror.org/02mpq6x41","country_code":"US","type":"education","lineage":["https://openalex.org/I39422238"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiuyan Zhang","raw_affiliation_strings":["University of Illinois at Chicago"],"affiliations":[{"raw_affiliation_string":"University of Illinois at Chicago","institution_ids":["https://openalex.org/I39422238"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027672128","display_name":"Ouwen Shi","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ouwen Shi","raw_affiliation_strings":["Cadence Design Systems"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems","institution_ids":["https://openalex.org/I66217453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5006638081"],"corresponding_institution_ids":["https://openalex.org/I39422238"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05853582,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"355","last_page":"360"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7561657428741455},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.67513108253479},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6498006582260132},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5920365452766418},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5831435322761536},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5138607025146484},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4230096638202667},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.32808589935302734},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2685083746910095},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.18557387590408325},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16315147280693054},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1281663179397583}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7561657428741455},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.67513108253479},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6498006582260132},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5920365452766418},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5831435322761536},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5138607025146484},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4230096638202667},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.32808589935302734},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2685083746910095},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.18557387590408325},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16315147280693054},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1281663179397583},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/isqed51717.2021.9424266","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed51717.2021.9424266","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 22nd International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},{"id":"pmh:oai:figshare.com:article/23639547","is_oa":true,"landing_page_url":"https://figshare.com/articles/conference_contribution/On_the_Correlation_between_Resource_Minimization_and_Interconnect_Complexities_in_High-Level_Synthesis/23639547","pdf_url":null,"source":{"id":"https://openalex.org/S4377196282","display_name":"Figshare","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210132348","host_organization_name":"Figshare (United Kingdom)","host_organization_lineage":["https://openalex.org/I4210132348"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"doi:10.25417/uic.23639547.v1","is_oa":true,"landing_page_url":"https://doi.org/10.25417/uic.23639547.v1","pdf_url":null,"source":{"id":"https://openalex.org/S7407051395","display_name":"University of Illinois Chicago","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article"}],"best_oa_location":{"id":"pmh:oai:figshare.com:article/23639547","is_oa":true,"landing_page_url":"https://figshare.com/articles/conference_contribution/On_the_Correlation_between_Resource_Minimization_and_Interconnect_Complexities_in_High-Level_Synthesis/23639547","pdf_url":null,"source":{"id":"https://openalex.org/S4377196282","display_name":"Figshare","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210132348","host_organization_name":"Figshare (United Kingdom)","host_organization_lineage":["https://openalex.org/I4210132348"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2093842169","https://openalex.org/W2097774291","https://openalex.org/W2122941519","https://openalex.org/W2131065168","https://openalex.org/W2133832809","https://openalex.org/W2161004825","https://openalex.org/W2798697879","https://openalex.org/W3043817664"],"related_works":["https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W2144460576","https://openalex.org/W2374241634","https://openalex.org/W2169318242","https://openalex.org/W2139708877","https://openalex.org/W2232520249","https://openalex.org/W2105122618","https://openalex.org/W4313484792","https://openalex.org/W4282568311"],"abstract_inverted_index":{"As":[0,89],"the":[1,17,53,113,121,131],"technology":[2],"node":[3],"of":[4,14,22,52,167,188],"VLSI":[5],"designs":[6],"advances":[7],"to":[8,146,156,200],"sub10":[9],"nm,":[10],"two":[11],"interconnect-centric":[12],"metrics":[13,41,124,181,203],"a":[15,90,140],"circuit,":[16],"interconnect":[18,62,107,123,148,202],"complexity":[19],"(either":[20],"number":[21],"interconnects":[23,180],"or":[24,38],"wirelength/WL)":[25],"and":[26,44,55,75,87,109,120,150,174],"congestion,":[27],"become":[28],"critically":[29],"important":[30],"across":[31,159],"all":[32],"design":[33,58],"stages":[34,70],"alongside":[35],"conventional":[36],"resource":[37],"function-unit":[39],"(FU)-centric":[40],"like":[42],"area/number-of-FUs":[43],"leakage":[45],"power.":[46],"High":[47],"Level":[48],"synthesis":[49],"(HLS),":[50],"one":[51],"earliest":[54],"most":[56],"impactful":[57],"stages,":[59],"rarely":[60],"monitors":[61],"metrics,":[63,108,149],"which":[64],"makes":[65],"their":[66],"recovery":[67],"at":[68],"later":[69,132],"very":[71],"difficult.":[72],"HLS":[73],"algorithms":[74],"tools":[76],"typically":[77],"perform":[78],"FU-centric":[79,116],"minimization":[80],"via":[81],"operation":[82],"scheduling,":[83],"module":[84],"selection":[85],"(S&MS)":[86],"binding.":[88],"consequence,":[91],"it":[92],"mostly":[93],"overlooks":[94],"interconnect-based":[95],"metrics.":[96],"In":[97],"this":[98,103,136],"paper,":[99],"we":[100,138,177,196],"explore":[101,112],"whether":[102],"can":[104,213],"adversely":[105],"affect":[106],"in":[110,118,130],"general":[111],"correlation":[114],"between":[115],"optimization":[117,207],"S&MS,":[119],"resulting":[122],"co-optimized":[125],"(along":[126],"with":[127,185],"FU":[128,168,189,206],"metrics)":[129],"binding":[133,145],"stage(s).":[134],"For":[135],"purpose":[137],"develop":[139],"probabilistic":[141],"analysis":[142],"for":[143,204],"post-scheduling":[144],"estimate":[147],"verify":[151],"its":[152],"accuracy":[153],"by":[154],"comparison":[155],"empirical":[157,173],"results":[158,176],"different":[160,165,186],"scheduling":[161],"techniques":[162],"that":[163],"generate":[164],"degrees":[166,187],"optimization.":[169,190],"Based":[170],"on":[171,193],"both":[172],"analytical":[175],"predict":[178],"how":[179],"will":[182],"pan":[183],"out":[184],"Finally,":[191],"based":[192],"our":[194],"analysis,":[195],"also":[197],"provide":[198],"suggestions":[199],"improve":[201],"whatever":[205],"degree":[208],"an":[209],"available":[210],"S&MS":[211],"technique":[212],"achieve.":[214]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}