{"id":"https://openalex.org/W3041919705","doi":"https://doi.org/10.1109/isqed48828.2020.9136997","title":"Performance Boost Scheme with Activated Dummy Fin in 12-nm FinFET Technology for High-Performance Logic Application","display_name":"Performance Boost Scheme with Activated Dummy Fin in 12-nm FinFET Technology for High-Performance Logic Application","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3041919705","doi":"https://doi.org/10.1109/isqed48828.2020.9136997","mag":"3041919705"},"language":"en","primary_location":{"id":"doi:10.1109/isqed48828.2020.9136997","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed48828.2020.9136997","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 21st International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040351837","display_name":"Motoi Ichihashi","orcid":null},"institutions":[{"id":"https://openalex.org/I35662394","display_name":"GlobalFoundries (United States)","ror":"https://ror.org/02h0ps145","country_code":"US","type":"company","lineage":["https://openalex.org/I35662394"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Motoi Ichihashi","raw_affiliation_strings":["GLOBALFOUNDRIES, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"GLOBALFOUNDRIES, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I35662394"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042960811","display_name":"Jia Zeng","orcid":"https://orcid.org/0009-0007-3906-852X"},"institutions":[{"id":"https://openalex.org/I35662394","display_name":"GlobalFoundries (United States)","ror":"https://ror.org/02h0ps145","country_code":"US","type":"company","lineage":["https://openalex.org/I35662394"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jia Zeng","raw_affiliation_strings":["GLOBALFOUNDRIES, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"GLOBALFOUNDRIES, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I35662394"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023384920","display_name":"Youngtag Woo","orcid":null},"institutions":[{"id":"https://openalex.org/I35662394","display_name":"GlobalFoundries (United States)","ror":"https://ror.org/02h0ps145","country_code":"US","type":"company","lineage":["https://openalex.org/I35662394"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Youngtag Woo","raw_affiliation_strings":["GLOBALFOUNDRIES, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"GLOBALFOUNDRIES, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I35662394"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101130426","display_name":"Xuelian Zhu","orcid":"https://orcid.org/0009-0009-1243-765X"},"institutions":[{"id":"https://openalex.org/I35662394","display_name":"GlobalFoundries (United States)","ror":"https://ror.org/02h0ps145","country_code":"US","type":"company","lineage":["https://openalex.org/I35662394"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xuelian Zhu","raw_affiliation_strings":["GLOBALFOUNDRIES, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"GLOBALFOUNDRIES, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I35662394"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100363974","display_name":"Chenchen Wang","orcid":"https://orcid.org/0000-0002-5508-5924"},"institutions":[{"id":"https://openalex.org/I35662394","display_name":"GlobalFoundries (United States)","ror":"https://ror.org/02h0ps145","country_code":"US","type":"company","lineage":["https://openalex.org/I35662394"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chenchen Wang","raw_affiliation_strings":["GLOBALFOUNDRIES, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"GLOBALFOUNDRIES, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I35662394"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113656169","display_name":"James J. Mazza","orcid":null},"institutions":[{"id":"https://openalex.org/I35662394","display_name":"GlobalFoundries (United States)","ror":"https://ror.org/02h0ps145","country_code":"US","type":"company","lineage":["https://openalex.org/I35662394"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James Mazza","raw_affiliation_strings":["GLOBALFOUNDRIES, Malta, NY, USA"],"affiliations":[{"raw_affiliation_string":"GLOBALFOUNDRIES, Malta, NY, USA","institution_ids":["https://openalex.org/I35662394"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5040351837"],"corresponding_institution_ids":["https://openalex.org/I35662394"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06065302,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"196","last_page":"196"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.8342679738998413},{"id":"https://openalex.org/keywords/fin","display_name":"Fin","score":0.7500663995742798},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.7424510717391968},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6282916069030762},{"id":"https://openalex.org/keywords/parasitic-capacitance","display_name":"Parasitic capacitance","score":0.6244004368782043},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.6142041683197021},{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.5630220770835876},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5174556374549866},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46743741631507874},{"id":"https://openalex.org/keywords/performance-improvement","display_name":"Performance improvement","score":0.44900354743003845},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4478868842124939},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3401021957397461},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2794821262359619},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26071321964263916},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.186832457780838},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.06558296084403992}],"concepts":[{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.8342679738998413},{"id":"https://openalex.org/C91721477","wikidata":"https://www.wikidata.org/wiki/Q778612","display_name":"Fin","level":2,"score":0.7500663995742798},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.7424510717391968},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6282916069030762},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.6244004368782043},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.6142041683197021},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.5630220770835876},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5174556374549866},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46743741631507874},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.44900354743003845},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4478868842124939},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3401021957397461},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2794821262359619},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26071321964263916},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.186832457780838},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.06558296084403992},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed48828.2020.9136997","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed48828.2020.9136997","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 21st International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2487973819","https://openalex.org/W2898736781"],"related_works":["https://openalex.org/W3165307257","https://openalex.org/W2515312339","https://openalex.org/W2145098804","https://openalex.org/W4226211266","https://openalex.org/W2991151827","https://openalex.org/W2130440338","https://openalex.org/W1574518580","https://openalex.org/W2791832526","https://openalex.org/W2161229876","https://openalex.org/W4361799621"],"abstract_inverted_index":{"This":[0],"paper":[1],"demonstrates":[2],"performance":[3],"enhancement":[4],"with":[5,29,77],"activated":[6],"dummy":[7],"fins":[8,33,46],"based":[9],"on":[10],"a":[11,25,78,95],"12-nm":[12],"FinFET":[13],"technology":[14],"definition":[15],"for":[16,106],"high-performance":[17],"logic":[18],"module":[19,110],"design.":[20],"The":[21,41,99],"proposed":[22,49,71,100],"scheme":[23,50,101],"uses":[24],"double-height":[26],"cell":[27,39,59,84],"structure":[28],"two":[30],"additional":[31],"active":[32,45],"enabled":[34],"compared":[35,93],"to":[36,94],"traditional":[37,96],"single-height":[38,97],"stacking.":[40],"increase":[42],"in":[43,47,52],"total":[44],"the":[48,66,103],"results":[51],"higher":[53],"effective":[54],"transistor":[55],"density":[56],"and":[57,63,108],"better":[58],"performance.":[60],"Through":[61],"Design":[62],"Technology":[64],"Co-Optimization,":[65],"parasitic":[67,89],"capacitance":[68,90],"of":[69],"these":[70],"cells":[72],"can":[73],"be":[74],"further":[75],"decreased,":[76],"NAND":[79],"<tex":[80],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[81],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$2\\times":[82],"4$</tex>":[83],"yielding":[85],"about":[86],"20%":[87],"lower":[88],"per":[91],"fin":[92],"cell.":[98],"shows":[102],"highest":[104],"efficacy":[105],"gate-dominant":[107],"complex":[109],"designs":[111],"like":[112],"CPUs.":[113]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}