{"id":"https://openalex.org/W2610757244","doi":"https://doi.org/10.1109/isqed.2017.7918349","title":"Adder implementation in reconfigurable resistive switching crossbar","display_name":"Adder implementation in reconfigurable resistive switching crossbar","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2610757244","doi":"https://doi.org/10.1109/isqed.2017.7918349","mag":"2610757244"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2017.7918349","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2017.7918349","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008225889","display_name":"Pravin Mane","orcid":"https://orcid.org/0000-0001-6529-6349"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Pravin Mane","raw_affiliation_strings":["Department of Electrical & Electronics Engineering, Zuarinagar, Goa, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Electronics Engineering, Zuarinagar, Goa, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065602225","display_name":"Sudeep Mishra","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sudeep Mishra","raw_affiliation_strings":["Department of Electrical & Electronics Engineering, Zuarinagar, Goa, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Electronics Engineering, Zuarinagar, Goa, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070600814","display_name":"Ravish Deliwala","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ravish Deliwala","raw_affiliation_strings":["Department of Electrical & Electronics Engineering, Zuarinagar, Goa, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Electronics Engineering, Zuarinagar, Goa, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090858205","display_name":"C. K. Ramesha","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ramesha C.K.","raw_affiliation_strings":["Department of Electrical & Electronics Engineering, Zuarinagar, Goa, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Electronics Engineering, Zuarinagar, Goa, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5008225889"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03627165,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"403","last_page":"408"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8812627792358398},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.8642258048057556},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7469329833984375},{"id":"https://openalex.org/keywords/stateful-firewall","display_name":"Stateful firewall","score":0.6905256509780884},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.5726863741874695},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.5483515858650208},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.50705885887146},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.43268200755119324},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41541406512260437},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4027767777442932},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4018886089324951},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35956770181655884},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3183361291885376},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18277710676193237},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.18148905038833618},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14233312010765076},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10222664475440979},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08841902017593384}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8812627792358398},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.8642258048057556},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7469329833984375},{"id":"https://openalex.org/C22927095","wikidata":"https://www.wikidata.org/wiki/Q1784206","display_name":"Stateful firewall","level":3,"score":0.6905256509780884},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.5726863741874695},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.5483515858650208},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.50705885887146},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.43268200755119324},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41541406512260437},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4027767777442932},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4018886089324951},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35956770181655884},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3183361291885376},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18277710676193237},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.18148905038833618},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14233312010765076},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10222664475440979},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08841902017593384},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2017.7918349","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2017.7918349","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1578783943","https://openalex.org/W1982666872","https://openalex.org/W1999085092","https://openalex.org/W2008901850","https://openalex.org/W2010202670","https://openalex.org/W2013042577","https://openalex.org/W2039570123","https://openalex.org/W2052918019","https://openalex.org/W2059217336","https://openalex.org/W2064756415","https://openalex.org/W2066280488","https://openalex.org/W2081729575","https://openalex.org/W2126856948","https://openalex.org/W2143483829","https://openalex.org/W2162651880","https://openalex.org/W2163105747","https://openalex.org/W2248506981"],"related_works":["https://openalex.org/W3005999147","https://openalex.org/W3164474614","https://openalex.org/W2171130799","https://openalex.org/W2005875039","https://openalex.org/W3173413269","https://openalex.org/W2015477599","https://openalex.org/W2144085790","https://openalex.org/W2548135880","https://openalex.org/W3177379469","https://openalex.org/W3176428941"],"abstract_inverted_index":{"Memristors":[0],"are":[1,35],"being":[2],"investigated":[3],"by":[4,75],"researchers":[5],"as":[6],"a":[7,20],"replacement":[8],"for":[9,28,106,136],"the":[10,29,39,124],"present":[11],"non-volatile":[12],"memory":[13],"architectures":[14,33,118],"and":[15,71,92,130],"logical":[16],"operation":[17,53],"units.":[18],"Such":[19],"shift":[21],"to":[22],"memristor":[23],"based":[24,59,89],"devices":[25],"will":[26],"allow":[27],"development":[30],"of":[31,81,95,111,126,132],"computer":[32],"which":[34,101],"highly":[36],"advanced":[37],"than":[38],"classical":[40],"von":[41],"Neumann":[42],"architecture.":[43],"In":[44],"this":[45],"paper,":[46],"we":[47],"have":[48],"proposed":[49],"an":[50,93],"N-input":[51],"stateful-NOR":[52,85],"on":[54,66,87,119],"Complementary":[55],"Resistive":[56],"Switch":[57],"(CRS)":[58],"crossbar":[60,120],"array.":[61],"The":[62],"logic":[63,83],"is":[64,73],"implemented":[65],"nanocrossbar":[67],"arrays":[68],"where":[69],"connection":[70],"control":[72],"provided":[74],"underlying":[76],"CMOS":[77],"layer.":[78],"A":[79,109],"study":[80],"reconfigurable":[82],"using":[84],"gate":[86],"CRS":[88,133],"crosssbar":[90],"array":[91],"implementation":[94,114],"1-bit":[96],"adder":[97,113,117],"has":[98,102],"been":[99,104],"presented":[100],"then":[103],"extended":[105],"N-bit":[107],"adder.":[108],"comparison":[110],"8-bit":[112],"with":[115],"existing":[116],"shows":[121],"reduction":[122],"in":[123],"number":[125,131],"execution":[127],"steps":[128],"required":[129],"cells":[134],"used":[135],"implementation.":[137]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}