{"id":"https://openalex.org/W2610587838","doi":"https://doi.org/10.1109/isqed.2017.7918331","title":"Data interface buffer compensation scheme for fast calibration","display_name":"Data interface buffer compensation scheme for fast calibration","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2610587838","doi":"https://doi.org/10.1109/isqed.2017.7918331","mag":"2610587838"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2017.7918331","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2017.7918331","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071151818","display_name":"Sameer Shekhar","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sameer Shekhar","raw_affiliation_strings":["Client Computing Group, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Client Computing Group, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100645820","display_name":"Amit Kumar Jain","orcid":"https://orcid.org/0000-0001-8498-8375"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amit K. Jain","raw_affiliation_strings":["Client Computing Group, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Client Computing Group, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074776710","display_name":"Pooja Nukala","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pooja Nukala","raw_affiliation_strings":["Client Computing Group, Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Client Computing Group, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5071151818"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03650059,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"296","last_page":"300"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7042880654335022},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.6663721203804016},{"id":"https://openalex.org/keywords/compensation","display_name":"Compensation (psychology)","score":0.6367006301879883},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5303141474723816},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5044811964035034},{"id":"https://openalex.org/keywords/buffer","display_name":"Buffer (optical fiber)","score":0.49187612533569336},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.47767171263694763},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4678037464618683},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.45646703243255615},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4429510831832886},{"id":"https://openalex.org/keywords/embedding","display_name":"Embedding","score":0.4411662817001343},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4190114736557007},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37716400623321533},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35764726996421814},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.159372478723526},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14712142944335938},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.14624211192131042},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10363319516181946}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7042880654335022},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.6663721203804016},{"id":"https://openalex.org/C2780023022","wikidata":"https://www.wikidata.org/wiki/Q1338171","display_name":"Compensation (psychology)","level":2,"score":0.6367006301879883},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5303141474723816},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5044811964035034},{"id":"https://openalex.org/C145018004","wikidata":"https://www.wikidata.org/wiki/Q4985944","display_name":"Buffer (optical fiber)","level":2,"score":0.49187612533569336},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.47767171263694763},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4678037464618683},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.45646703243255615},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4429510831832886},{"id":"https://openalex.org/C41608201","wikidata":"https://www.wikidata.org/wiki/Q980509","display_name":"Embedding","level":2,"score":0.4411662817001343},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4190114736557007},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37716400623321533},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35764726996421814},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.159372478723526},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14712142944335938},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.14624211192131042},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10363319516181946},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C11171543","wikidata":"https://www.wikidata.org/wiki/Q41630","display_name":"Psychoanalysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2017.7918331","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2017.7918331","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2079469916","https://openalex.org/W2155636448","https://openalex.org/W2428608799","https://openalex.org/W2522346177"],"related_works":["https://openalex.org/W3200817179","https://openalex.org/W1960166976","https://openalex.org/W2380067098","https://openalex.org/W1992708211","https://openalex.org/W2543503210","https://openalex.org/W1548152478","https://openalex.org/W2137172615","https://openalex.org/W2112564789","https://openalex.org/W2106247205","https://openalex.org/W2531567634"],"abstract_inverted_index":{"Microprocessors":[0],"and":[1,7,15,25,42,68],"FPGAs":[2],"need":[3],"to":[4,46,51],"enable":[5],"simpler":[6],"compact":[8],"platforms":[9],"via":[10],"integration":[11],"of":[12,19,37,56,99],"self-contained":[13],"test":[14],"training":[16,18],"circuits,":[17],"data":[20],"interface":[21],"buffers":[22,57],"for":[23,39],"process":[24],"temperature":[26],"variation":[27],"being":[28],"a":[29,44,48,53,97],"prime":[30],"example.":[31],"This":[32],"paper":[33],"studies":[34],"package":[35,83],"embedding":[36,77],"resistors":[38],"buffer":[40],"tuning":[41],"presents":[43],"scheme":[45],"utilize":[47],"single":[49],"resistor":[50,80],"train":[52],"large":[54],"number":[55],"without":[58],"increase":[59],"in":[60],"latency.":[61],"Using":[62],"SNR":[63],"analysis,":[64],"transient":[65],"noise":[66],"simulations":[67],"the":[69,78,82,85,93],"consequent":[70],"filtering":[71],"latencies":[72],"it":[73],"is":[74],"shown":[75],"that":[76],"compensation":[79],"on":[81],"reduces":[84],"calibration":[86],"time":[87],"by":[88,96],"5\u00b5s":[89],"while":[90],"also":[91],"reducing":[92],"filter":[94],"size":[95],"factor":[98],"10.":[100]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}