{"id":"https://openalex.org/W2610167993","doi":"https://doi.org/10.1109/isqed.2017.7918314","title":"STA compatible backend design flow for TSV-based 3-D ICs","display_name":"STA compatible backend design flow for TSV-based 3-D ICs","publication_year":2017,"publication_date":"2017-03-01","ids":{"openalex":"https://openalex.org/W2610167993","doi":"https://doi.org/10.1109/isqed.2017.7918314","mag":"2610167993"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2017.7918314","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2017.7918314","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://research.manchester.ac.uk/en/publications/62bca76b-a8dc-4167-8ac5-23e4b0a7cc32","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032726747","display_name":"Harry Kalargaris","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Harry Kalargaris","raw_affiliation_strings":["Advanced Processor Technologies Group, University of Manchester, Manchester, UK"],"affiliations":[{"raw_affiliation_string":"Advanced Processor Technologies Group, University of Manchester, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023625406","display_name":"Yi\u2010Chung Chen","orcid":"https://orcid.org/0000-0003-0353-7340"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Yi-Chung Chen","raw_affiliation_strings":["Advanced Processor Technologies Group, University of Manchester, Manchester, UK"],"affiliations":[{"raw_affiliation_string":"Advanced Processor Technologies Group, University of Manchester, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031542707","display_name":"Vasilis F. Pavlidis","orcid":"https://orcid.org/0000-0002-4063-4652"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Vasilis F. Pavlidis","raw_affiliation_strings":["Advanced Processor Technologies Group, University of Manchester, Manchester, UK"],"affiliations":[{"raw_affiliation_string":"Advanced Processor Technologies Group, University of Manchester, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5032726747"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":0.2922,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.5836037,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"186","last_page":"190"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.7315127849578857},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7208334803581238},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6680616736412048},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.6337832808494568},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.6212748289108276},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6055129766464233},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5786267518997192},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5493504405021667},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5423790216445923},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.49297094345092773},{"id":"https://openalex.org/keywords/flow","display_name":"Flow (mathematics)","score":0.48047202825546265},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4743565320968628},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4640207886695862},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4199887216091156},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4197095036506653},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4191589057445526},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3927982449531555},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3755072057247162},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27572906017303467},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2675471901893616}],"concepts":[{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.7315127849578857},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7208334803581238},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6680616736412048},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.6337832808494568},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.6212748289108276},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6055129766464233},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5786267518997192},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5493504405021667},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5423790216445923},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.49297094345092773},{"id":"https://openalex.org/C38349280","wikidata":"https://www.wikidata.org/wiki/Q1434290","display_name":"Flow (mathematics)","level":2,"score":0.48047202825546265},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4743565320968628},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4640207886695862},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4199887216091156},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4197095036506653},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4191589057445526},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3927982449531555},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3755072057247162},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27572906017303467},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2675471901893616},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/isqed.2017.7918314","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2017.7918314","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 18th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/62bca76b-a8dc-4167-8ac5-23e4b0a7cc32","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/62bca76b-a8dc-4167-8ac5-23e4b0a7cc32","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Kalargaris, C, Chen, Y-C & Pavlidis, V 2017, 'STA Compatible Backend Design Flow for TSV-based 3-D ICs', International Conference on Quality Electronic Design, Santa Clara, United States, 13/03/17 - 15/03/17.","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:pure.atira.dk:publications/62bca76b-a8dc-4167-8ac5-23e4b0a7cc32","is_oa":false,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/sta-compatible-backend-design-flow-for-tsvbased-3d-ics(62bca76b-a8dc-4167-8ac5-23e4b0a7cc32).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/62bca76b-a8dc-4167-8ac5-23e4b0a7cc32","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/62bca76b-a8dc-4167-8ac5-23e4b0a7cc32","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Kalargaris, C, Chen, Y-C & Pavlidis, V 2017, 'STA Compatible Backend Design Flow for TSV-based 3-D ICs', International Conference on Quality Electronic Design, Santa Clara, United States, 13/03/17 - 15/03/17.","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1524885163","https://openalex.org/W1979842997","https://openalex.org/W1990828594","https://openalex.org/W2002627101","https://openalex.org/W2020461489","https://openalex.org/W2021910166","https://openalex.org/W2108684186","https://openalex.org/W2115246441","https://openalex.org/W2129785295","https://openalex.org/W2152102280","https://openalex.org/W2155298431","https://openalex.org/W2155707315","https://openalex.org/W2157427983","https://openalex.org/W2157540607","https://openalex.org/W2158921969","https://openalex.org/W2171186885","https://openalex.org/W2254450385","https://openalex.org/W2481508967","https://openalex.org/W3139550494","https://openalex.org/W3140078554","https://openalex.org/W3152392472","https://openalex.org/W6631343719"],"related_works":["https://openalex.org/W2171793444","https://openalex.org/W2743305891","https://openalex.org/W1975701649","https://openalex.org/W3205162826","https://openalex.org/W4321510758","https://openalex.org/W2154454108","https://openalex.org/W2110346573","https://openalex.org/W3112090072","https://openalex.org/W2610167993","https://openalex.org/W2056740847"],"abstract_inverted_index":{"In":[0],"the":[1,45,55,101,116,136,155],"era":[2],"of":[3,49,58,115],"post-device":[4],"scaling,":[5],"three-dimensional":[6],"(3-D)":[7],"integration":[8],"is":[9,52,93,106],"a":[10,96,129,159],"promising":[11],"solution":[12],"to":[13,95,118,140,154],"meet":[14],"performance,":[15],"power,":[16],"and":[17,29,47,77,82,88,148],"cost":[18],"requirements":[19],"in":[20,68,103],"modern":[21],"applications,":[22],"such":[23],"as":[24,63,152],"IoT,":[25],"high":[26],"performance":[27,146],"computing,":[28],"cyber-physical":[30],"systems.":[31],"A":[32],"novel":[33],"design":[34,74,91,98,157],"automation":[35],"flow,":[36],"compatible":[37],"with":[38,125],"static":[39],"timing":[40,46,81],"analysis":[41,84],"(STA),":[42],"for":[43,158],"exploring":[44],"power":[48,83,143],"3-D":[50,112,132],"ICs":[51],"proposed.":[53],"Among":[54],"different":[56,119],"types":[57],"vertical":[59],"interconnects,":[60],"TSVs":[61],"modeled":[62],"RC":[64],"wires,":[65],"are":[66],"considered":[67],"this":[69],"work.":[70],"The":[71,90],"flow":[72,99,117,137],"enables":[73],"space":[75],"exploration":[76],"optimization":[78,127],"utilizing":[79],"existing":[80],"tools,":[85],"e.g.":[86],"PrimeTime":[87],"PrimeTimePX.":[89],"experience":[92],"similar":[94],"2-D":[97,156],"where":[100],"placement":[102],"multiple":[104],"tiers":[105],"merely":[107],"performed":[108],"by":[109,135],"an":[110],"open-source":[111],"placer.":[113],"Application":[114],"benchmark":[120],"circuits":[121],"shows":[122],"that":[123],"even":[124],"no":[126],"effort,":[128],"two":[130],"tier":[131],"stack":[133],"produced":[134],"achieves":[138],"up":[139],"14.6%":[141],"average":[142],"reduction,":[144],"18.7%":[145],"improvement,":[147],"49%":[149],"footprint":[150],"reduction":[151],"compared":[153],"specific":[160],"circuit.":[161]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-04-19T08:26:33.389920","created_date":"2025-10-10T00:00:00"}