{"id":"https://openalex.org/W2397649144","doi":"https://doi.org/10.1109/isqed.2016.7479177","title":"Memory-aware circuit overlay NoCs for latency optimized GPGPU architectures","display_name":"Memory-aware circuit overlay NoCs for latency optimized GPGPU architectures","publication_year":2016,"publication_date":"2016-03-01","ids":{"openalex":"https://openalex.org/W2397649144","doi":"https://doi.org/10.1109/isqed.2016.7479177","mag":"2397649144"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2016.7479177","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2016.7479177","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014215787","display_name":"Venkata Yaswanth Raparti","orcid":"https://orcid.org/0000-0001-8763-4118"},"institutions":[{"id":"https://openalex.org/I92446798","display_name":"Colorado State University","ror":"https://ror.org/03k1gpj17","country_code":"US","type":"education","lineage":["https://openalex.org/I92446798"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Venkata Yaswanth Raparti","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, U.S.A"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, U.S.A","institution_ids":["https://openalex.org/I92446798"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018382547","display_name":"Sudeep Pasricha","orcid":"https://orcid.org/0000-0002-0846-0066"},"institutions":[{"id":"https://openalex.org/I92446798","display_name":"Colorado State University","ror":"https://ror.org/03k1gpj17","country_code":"US","type":"education","lineage":["https://openalex.org/I92446798"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudeep Pasricha","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, U.S.A"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO, U.S.A","institution_ids":["https://openalex.org/I92446798"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5014215787"],"corresponding_institution_ids":["https://openalex.org/I92446798"],"apc_list":null,"apc_paid":null,"fwci":0.8686,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.76400307,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"63","last_page":"68"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8917636871337891},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5988413095474243},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5937323570251465},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5342236161231995},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.49508920311927795},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.47292760014533997},{"id":"https://openalex.org/keywords/general-purpose-computing-on-graphics-processing-units","display_name":"General-purpose computing on graphics processing units","score":0.44587093591690063},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4257136583328247},{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.4215441346168518},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36416101455688477},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3587454557418823},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.317036509513855},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2822485566139221},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19425824284553528}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8917636871337891},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5988413095474243},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5937323570251465},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5342236161231995},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.49508920311927795},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.47292760014533997},{"id":"https://openalex.org/C50630238","wikidata":"https://www.wikidata.org/wiki/Q971505","display_name":"General-purpose computing on graphics processing units","level":3,"score":0.44587093591690063},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4257136583328247},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.4215441346168518},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36416101455688477},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3587454557418823},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.317036509513855},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2822485566139221},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19425824284553528},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2016.7479177","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2016.7479177","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 17th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1970734438","https://openalex.org/W1971421905","https://openalex.org/W1976453065","https://openalex.org/W2048441570","https://openalex.org/W2061340815","https://openalex.org/W2066985990","https://openalex.org/W2090146827","https://openalex.org/W2091348577","https://openalex.org/W2093043622","https://openalex.org/W2095314640","https://openalex.org/W2095996718","https://openalex.org/W2098334260","https://openalex.org/W2105572195","https://openalex.org/W2114522727","https://openalex.org/W2123440268","https://openalex.org/W2128514319","https://openalex.org/W2132985883","https://openalex.org/W2156025066","https://openalex.org/W2169275978","https://openalex.org/W2179513480","https://openalex.org/W3137551601","https://openalex.org/W3140062895","https://openalex.org/W3140261852","https://openalex.org/W3142226320","https://openalex.org/W4234833047","https://openalex.org/W4236883517"],"related_works":["https://openalex.org/W1963859303","https://openalex.org/W2364044215","https://openalex.org/W2389600408","https://openalex.org/W240129890","https://openalex.org/W3048701459","https://openalex.org/W2149078538","https://openalex.org/W2370314112","https://openalex.org/W1912958759","https://openalex.org/W2792081825","https://openalex.org/W2893308117"],"abstract_inverted_index":{"The":[0],"growing":[1],"parallelism":[2],"in":[3,17,94,114,135,139,144],"most":[4],"of":[5,42,112,133],"today's":[6],"applications":[7,67],"has":[8],"led":[9],"to":[10,29,87,116,149],"an":[11,92,131],"increased":[12],"demand":[13],"for":[14,34,64,77],"parallel":[15,36],"computing":[16],"processors.":[18],"General":[19],"Purpose":[20],"Graphics":[21],"Processing":[22],"Units":[23],"(GPGPUs)":[24],"have":[25],"been":[26],"used":[27],"extensively":[28],"provide":[30],"the":[31,54,150],"necessary":[32],"computation":[33],"highly":[35],"applications.":[37],"GPGPUs":[38,78,115],"generate":[39],"huge":[40],"volumes":[41],"network":[43,83],"traffic":[44,113],"between":[45],"memory":[46,65],"controllers":[47],"(MCs)":[48],"and":[49,91,142],"cores.":[50],"As":[51],"a":[52,60,103],"result,":[53],"network-on-chip":[55],"(NoC)":[56],"fabric":[57],"can":[58],"become":[59],"performance":[61],"bottleneck,":[62],"especially":[63],"intensive":[66],"on":[68],"GPGPUs.":[69],"Traditional":[70],"mesh-based":[71],"NoC":[72,108,136],"topologies":[73],"are":[74],"not":[75],"suitable":[76],"as":[79],"they":[80],"possess":[81],"high":[82],"latency":[84],"that":[85,109,127],"leads":[86],"congestion":[88],"at":[89,120],"MCs":[90],"increase":[93],"application":[95],"execution":[96,140],"time.":[97],"In":[98],"this":[99],"paper,":[100],"we":[101],"propose":[102],"novel":[104],"memory-aware":[105],"circuit":[106],"overlay":[107],"exploits":[110],"characteristics":[111],"eliminate":[117],"router":[118],"arbitration":[119],"each":[121],"hop.":[122],"Our":[123],"experimental":[124],"results":[125],"show":[126],"our":[128],"approach":[129],"yields":[130],"improvement":[132],"40-75%":[134],"latency,":[137],"20-70%":[138],"time,":[141],"10-65%":[143],"overall":[145],"energy":[146],"consumption":[147],"compared":[148],"state-of-the-art.":[151]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
