{"id":"https://openalex.org/W2061238351","doi":"https://doi.org/10.1109/isqed.2014.6783368","title":"NOLO: A no-loop, predictive useful skew methodology for improved timing in IC implementation","display_name":"NOLO: A no-loop, predictive useful skew methodology for improved timing in IC implementation","publication_year":2014,"publication_date":"2014-03-01","ids":{"openalex":"https://openalex.org/W2061238351","doi":"https://doi.org/10.1109/isqed.2014.6783368","mag":"2061238351"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2014.6783368","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2014.6783368","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fifteenth International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113828714","display_name":"Tuck-Boon Chan","orcid":null},"institutions":[{"id":"https://openalex.org/I2800935791","display_name":"UC San Diego Health System","ror":"https://ror.org/01kbfgm16","country_code":"US","type":"healthcare","lineage":["https://openalex.org/I2800935791"]},{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Tuck-Boon Chan","raw_affiliation_strings":["ECE Departments, UC San Diego, CA","CSE Depts., UC San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"ECE Departments, UC San Diego, CA","institution_ids":["https://openalex.org/I2800935791"]},{"raw_affiliation_string":"CSE Depts., UC San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073558386","display_name":"Andrew B. Kahng","orcid":"https://orcid.org/0000-0002-4490-5018"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew B. Kahng","raw_affiliation_strings":["CSE","ECE Depts., UC San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"CSE","institution_ids":[]},{"raw_affiliation_string":"ECE Depts., UC San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100454287","display_name":"Jiajia Li","orcid":"https://orcid.org/0000-0002-3420-9764"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiajia Li","raw_affiliation_strings":["CSE","CSE Depts., UC San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"CSE","institution_ids":[]},{"raw_affiliation_string":"CSE Depts., UC San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5113828714"],"corresponding_institution_ids":["https://openalex.org/I2800935791","https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":0.628,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.73628632,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"504","last_page":"509"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.8761255741119385},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.7412399649620056},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.7308864593505859},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.693872332572937},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6256406903266907},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5812292695045471},{"id":"https://openalex.org/keywords/turnaround-time","display_name":"Turnaround time","score":0.5098435282707214},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.47748371958732605},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4552849233150482},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44384101033210754},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4350022077560425},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42886048555374146},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3317074179649353},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2488720417022705},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18696576356887817},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.11023744940757751}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.8761255741119385},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.7412399649620056},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.7308864593505859},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.693872332572937},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6256406903266907},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5812292695045471},{"id":"https://openalex.org/C176553487","wikidata":"https://www.wikidata.org/wiki/Q7855819","display_name":"Turnaround time","level":2,"score":0.5098435282707214},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.47748371958732605},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4552849233150482},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44384101033210754},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4350022077560425},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42886048555374146},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3317074179649353},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2488720417022705},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18696576356887817},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.11023744940757751},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2014.6783368","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2014.6783368","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fifteenth International Symposium on Quality Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1502296014","https://openalex.org/W1511469799","https://openalex.org/W1527113684","https://openalex.org/W1689645186","https://openalex.org/W1949438111","https://openalex.org/W1983206124","https://openalex.org/W2011778848","https://openalex.org/W2014965059","https://openalex.org/W2024283281","https://openalex.org/W2099989103","https://openalex.org/W2141405343","https://openalex.org/W2143695006","https://openalex.org/W2149209077","https://openalex.org/W2152027784","https://openalex.org/W3186546642","https://openalex.org/W4230942181","https://openalex.org/W4238424602","https://openalex.org/W4252644491","https://openalex.org/W6631302508","https://openalex.org/W6656175740","https://openalex.org/W6681308519"],"related_works":["https://openalex.org/W2538045537","https://openalex.org/W3147703296","https://openalex.org/W2147505225","https://openalex.org/W2008422546","https://openalex.org/W2390735506","https://openalex.org/W2090831842","https://openalex.org/W2076907308","https://openalex.org/W2535684672","https://openalex.org/W3009975628","https://openalex.org/W2948433562"],"abstract_inverted_index":{"Useful":[0],"skew":[1,26,37,54,184,203,208,220,273],"is":[2,56,101,180,185],"a":[3,35,88,121,127,141,157,198,212,247],"well-known":[4],"design":[5,22],"technique":[6],"that":[7,62,155,205,252],"adjusts":[8],"clock":[9,39],"sink":[10],"latencies":[11],"to":[12,77,87,104,228,270],"improve":[13,229,263],"performance":[14],"and/or":[15],"robustness":[16],"of":[17,71,120,145,276],"highperformance":[18],"IC":[19],"designs.":[20],"Current":[21],"methodologies":[23],"apply":[24],"useful":[25,53,85,151,183,202,207,219,255,272],"after":[27,46],"the":[28,52,59,115,147,178,188,271],"netlist":[29],"has":[30,48],"been":[31,49],"synthesized":[32],"(e.g.,":[33],"with":[34,171],"uniform":[36],"or":[38],"uncertainty":[40],"assumption":[41],"on":[42,192],"all":[43],"flops),":[44],"and":[45,110,262],"placement":[47,118],"performed.":[50],"However,":[51,99,177],"optimization":[55],"constrained":[57],"by":[58,82,260,267],"zero-skew":[60],"assumptions":[61],"are":[63,240],"baked":[64],"into":[65],"previous":[66],"implementation":[67,160],"steps.":[68],"Previous":[69],"work":[70,138],"Wang":[72],"et":[73],"al.":[74],"[15]":[75],"proposes":[76],"break":[78],"this":[79,92,193],"chicken-egg":[80,148],"quandary":[81],"back-annotating":[83],"post-placement":[84],"skews":[86],"re-synthesis":[89,109],"step":[90],"(and,":[91],"loop":[93],"can":[94,130,222,257],"be":[95,131],"repeated":[96],"several":[97],"times).":[98],"it":[100],"practically":[102],"infeasible":[103],"make":[105],"multiple":[106],"iterations":[107],"through":[108],"physical":[111],"implementation,":[112],"as":[113],"even":[114],"time":[116,235],"for":[117,150],"alone":[119],"large":[122],"hard":[123],"macro":[124],"block":[125],"in":[126,136,156,242,246],"28nm":[128,248],"SOC":[129],"five":[132],"days":[133],"[10].":[134],"Thus,":[135],"our":[137,217,253],"we":[139,195],"seek":[140],"predictive,":[142],"one-pass":[143,213],"means":[144],"addressing":[146],"problem":[149],"skew.":[152],"We":[153],"observe":[154],"typical":[158],"chip":[159,214],"flow,":[161],"timing":[162,172,231],"slacks":[163,173],"at":[164,174,187,209],"post-synthesis":[165,189,210],"stage":[166],"do":[167],"not":[168],"correlate":[169],"well":[170],"postrouting":[175],"stage.":[176,190],"correlation":[179],"improved":[181],"when":[182],"applied":[186],"Based":[191],"observation,":[194],"propose":[196],"NOLO,":[197],"simple,":[199],"\u201cno-loop\u201d":[200],"predictive":[201,218,254],"flow":[204,221,256,275],"applies":[206],"within":[211],"implementation.":[215],"Further,":[216],"exploit":[223],"an":[224],"additional":[225],"synthesis":[226,238],"run":[227,241],"circuit":[230],"without":[232],"any":[233],"turnaround":[234],"impact":[236],"(two":[237],"steps":[239],"parallel).":[243],"Experimental":[244],"results":[245],"FDSOI":[249],"technology":[250],"show":[251],"reduce":[258],"runtime":[259],"66%":[261],"total":[264],"negative":[265],"slack":[266],"5%":[268],"compared":[269],"back-annotation":[274],"[15].":[277]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}