{"id":"https://openalex.org/W2017187423","doi":"https://doi.org/10.1109/isqed.2014.6783346","title":"Stack sizing analysis and optimization for FinFET logic cells and circuits operating in the sub/near-threshold regime","display_name":"Stack sizing analysis and optimization for FinFET logic cells and circuits operating in the sub/near-threshold regime","publication_year":2014,"publication_date":"2014-03-01","ids":{"openalex":"https://openalex.org/W2017187423","doi":"https://doi.org/10.1109/isqed.2014.6783346","mag":"2017187423"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2014.6783346","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2014.6783346","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fifteenth International Symposium on Quality Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101695982","display_name":"Xue Lin","orcid":"https://orcid.org/0000-0003-4971-1375"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Xue Lin","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, CA, USA","Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100651386","display_name":"Yanzhi Wang","orcid":"https://orcid.org/0000-0002-8324-7425"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yanzhi Wang","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, CA, USA","Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044650311","display_name":"Massoud Pedram","orcid":"https://orcid.org/0000-0002-2677-7307"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Massoud Pedram","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, CA, USA","Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Dept. of Electr. Eng. Univ. of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101695982"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":1.6747,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.85794932,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"341","last_page":"348"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.7485634088516235},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.692122220993042},{"id":"https://openalex.org/keywords/stack","display_name":"Stack (abstract data type)","score":0.6865293383598328},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6425787806510925},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5727437734603882},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5443179607391357},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4888145625591278},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.47070762515068054},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4554644525051117},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.4543856382369995},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3764471709728241},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3302859663963318},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28231173753738403},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1656016707420349},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12828147411346436}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.7485634088516235},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.692122220993042},{"id":"https://openalex.org/C9395851","wikidata":"https://www.wikidata.org/wiki/Q177929","display_name":"Stack (abstract data type)","level":2,"score":0.6865293383598328},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6425787806510925},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5727437734603882},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5443179607391357},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4888145625591278},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.47070762515068054},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4554644525051117},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.4543856382369995},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3764471709728241},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3302859663963318},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28231173753738403},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1656016707420349},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12828147411346436},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2014.6783346","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2014.6783346","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Fifteenth International Symposium on Quality Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6399999856948853}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W142327980","https://openalex.org/W1967171495","https://openalex.org/W1990053967","https://openalex.org/W1994098334","https://openalex.org/W1998525920","https://openalex.org/W2010635096","https://openalex.org/W2049498569","https://openalex.org/W2069345435","https://openalex.org/W2079826846","https://openalex.org/W2134067926","https://openalex.org/W2134909205","https://openalex.org/W2135407913","https://openalex.org/W2161242714","https://openalex.org/W3144097696","https://openalex.org/W4235784435","https://openalex.org/W4252820003","https://openalex.org/W6640547819","https://openalex.org/W6683891485"],"related_works":["https://openalex.org/W4254968926","https://openalex.org/W1977042749","https://openalex.org/W2542162669","https://openalex.org/W2606572865","https://openalex.org/W2042881279","https://openalex.org/W2121451436","https://openalex.org/W2115248544","https://openalex.org/W1608296848","https://openalex.org/W2975003965","https://openalex.org/W2049062674"],"abstract_inverted_index":{"Sub/near-threshold":[0],"computing":[1],"has":[2],"been":[3],"proposed":[4,166],"for":[5,16,31,103,158],"ultra-low":[6,32],"power":[7,33],"applications.":[8],"FinFET":[9,27,44,73,84,94,105,137,148,159],"devices":[10,19,160],"are":[11],"considered":[12],"as":[13,59],"an":[14,28,41],"alternative":[15],"bulk":[17],"CMOS":[18],"due":[20],"to":[21],"the":[22,56,64,71,89,104,108,113,118,125,133,141,146,153,162,165],"superior":[23],"characteristics,":[24],"which":[25],"make":[26],"excellent":[29],"candidate":[30],"designs.":[34],"In":[35],"this":[36,123],"paper,":[37],"we":[38,75],"first":[39,126],"present":[40],"improved":[42],"analytical":[43],"model":[45,53],"covering":[46],"both":[47,63],"sub-":[48],"and":[49,66,87],"near-threshold":[50],"regimes.":[51],"This":[52],"accurately":[54],"captures":[55],"drain":[57,67],"current":[58],"a":[60,77,99],"function":[61],"of":[62,83,120,132,136,164],"gate":[65],"voltages.":[68],"Based":[69],"on":[70,80,112,145,152],"accurate":[72,147],"model,":[74],"provide":[76,98],"detailed":[78],"analysis":[79,131],"stack":[81,91,114,134],"sizing":[82,115,135],"logic":[85,138],"cells,":[86],"derive":[88],"optimal":[90],"depth":[92],"in":[93,107,140],"circuits.":[95],"We":[96],"also":[97],"delay":[100],"optimization":[101,167],"framework":[102],"circuits":[106],"sub/near-threshold":[109,142],"region,":[110],"based":[111,144],"analysis.":[116],"To":[117],"best":[119],"our":[121],"knowledge,":[122],"is":[124],"work":[127],"that":[128],"provides":[129],"in-depth":[130],"cells":[139],"region":[143],"modeling.":[149],"Experimental":[150],"results":[151],"32nm":[154],"Predictive":[155],"Technology":[156],"Model":[157],"demonstrate":[161],"effectiveness":[163],"framework.":[168]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}