{"id":"https://openalex.org/W2078481340","doi":"https://doi.org/10.1109/isqed.2012.6187570","title":"Process induced mechanical stress aware poly-pitch optimization for enhanced circuit performance","display_name":"Process induced mechanical stress aware poly-pitch optimization for enhanced circuit performance","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W2078481340","doi":"https://doi.org/10.1109/isqed.2012.6187570","mag":"2078481340"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2012.6187570","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2012.6187570","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043959897","display_name":"Naushad Alam","orcid":"https://orcid.org/0000-0002-1636-7080"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Naushad Alam","raw_affiliation_strings":["Microelectronics & VLSI Group, ECE Department, Indian Institute of Technology Roorkee, India"],"affiliations":[{"raw_affiliation_string":"Microelectronics & VLSI Group, ECE Department, Indian Institute of Technology Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031850929","display_name":"Anand Bulusu","orcid":"https://orcid.org/0000-0002-3986-3730"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bulusu Anand","raw_affiliation_strings":["Microelectronics & VLSI Group, ECE Department, Indian Institute of Technology Roorkee, India"],"affiliations":[{"raw_affiliation_string":"Microelectronics & VLSI Group, ECE Department, Indian Institute of Technology Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064560509","display_name":"Sudeb Dasgupta","orcid":"https://orcid.org/0000-0002-4044-1594"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Dasgupta","raw_affiliation_strings":["Microelectronics & VLSI Group, ECE Department, Indian Institute of Technology Roorkee, India"],"affiliations":[{"raw_affiliation_string":"Microelectronics & VLSI Group, ECE Department, Indian Institute of Technology Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5043959897"],"corresponding_institution_ids":["https://openalex.org/I154851008"],"apc_list":null,"apc_paid":null,"fwci":1.473,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.84079815,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"54","issue":null,"first_page":"717","last_page":"722"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.8330661058425903},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.7534753084182739},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.7494523525238037},{"id":"https://openalex.org/keywords/stress","display_name":"Stress (linguistics)","score":0.5862732529640198},{"id":"https://openalex.org/keywords/ultimate-tensile-strength","display_name":"Ultimate tensile strength","score":0.5343341827392578},{"id":"https://openalex.org/keywords/composite-material","display_name":"Composite material","score":0.48037582635879517},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.45944109559059143},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.43683624267578125},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26595550775527954},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.2616329491138458},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1841987669467926},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11541998386383057},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10317125916481018}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.8330661058425903},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.7534753084182739},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.7494523525238037},{"id":"https://openalex.org/C21036866","wikidata":"https://www.wikidata.org/wiki/Q181767","display_name":"Stress (linguistics)","level":2,"score":0.5862732529640198},{"id":"https://openalex.org/C112950240","wikidata":"https://www.wikidata.org/wiki/Q76005","display_name":"Ultimate tensile strength","level":2,"score":0.5343341827392578},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.48037582635879517},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.45944109559059143},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.43683624267578125},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26595550775527954},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.2616329491138458},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1841987669467926},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11541998386383057},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10317125916481018},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2012.6187570","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2012.6187570","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7699999809265137,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1518236483","https://openalex.org/W1560300163","https://openalex.org/W1970508671","https://openalex.org/W1983187319","https://openalex.org/W2016172282","https://openalex.org/W2055212628","https://openalex.org/W2074490240","https://openalex.org/W2080886228","https://openalex.org/W2102021134","https://openalex.org/W2103515093","https://openalex.org/W2109163709","https://openalex.org/W2112184874","https://openalex.org/W2121349497","https://openalex.org/W2130594420","https://openalex.org/W2133331487","https://openalex.org/W2151269391"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2160067645","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2104885411","https://openalex.org/W2339836056"],"abstract_inverted_index":{"This":[0],"paper":[1],"investigates":[2],"the":[3,64,71,76,79,82,101],"circuit":[4,95],"performance":[5,96],"improvement":[6],"through":[7],"poly-pitch":[8,42,73,92],"scaling":[9],"in":[10,33,49,63],"strain":[11],"engineered":[12],"devices.":[13,37],"We":[14,60],"use":[15],"tensile":[16],"contact":[17,22],"etch":[18,23],"stop":[19,24],"liner(t-CESL),":[20],"compressive":[21],"liner(c-CESL),":[25],"embedded":[26],"SiC":[27],"and":[28,35,46,56,81],"SiGe":[29],"as":[30],"stress":[31],"sources":[32],"NMOS":[34],"PMOS":[36],"It":[38],"is":[39],"observed":[40],"that":[41],"optimization":[43],"delivers":[44],"~18%":[45],"~13%":[47],"reduction":[48],"delay":[50],"of":[51,66,78,100],"an":[52],"inverter":[53],"driving":[54],"FO4":[55],"FOl":[57],"loads":[58],"respectively.":[59],"observe":[61],"that,":[62],"presence":[65],"process":[67],"induced":[68],"mechanical":[69],"stress;":[70],"optimum":[72,91],"depends":[74],"upon":[75],"size":[77],"driver":[80],"load.":[83],"Finally,":[84],"we":[85],"present":[86],"a":[87],"model":[88],"for":[89,93],"choosing":[90],"enhanced":[94],"while":[97],"taking":[98],"care":[99],"power":[102],"constraint.":[103]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}