{"id":"https://openalex.org/W1972251590","doi":"https://doi.org/10.1109/isqed.2012.6187563","title":"Theory of redundancy for logic circuits to maximize yield/area","display_name":"Theory of redundancy for logic circuits to maximize yield/area","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W1972251590","doi":"https://doi.org/10.1109/isqed.2012.6187563","mag":"1972251590"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2012.6187563","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2012.6187563","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073682085","display_name":"Mohammad Mirza-Aghatabar","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Mohammad Mirza-Aghatabar","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA USA#TAB#","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110173607","display_name":"Melvin A. Breuer","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Melvin A. Breuer","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA USA#TAB#","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100601790","display_name":"Sandeep K. Gupta","orcid":"https://orcid.org/0000-0002-2585-9378"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandeep K. Gupta","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA USA#TAB#","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065681916","display_name":"Shahin Nazarian","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shahin Nazarian","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA USA#TAB#","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5073682085"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":1.1706,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.76914955,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"663","last_page":"671"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7653236985206604},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.7575436234474182},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6042066812515259},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4831680655479431},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3230106830596924},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18732920289039612},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17968794703483582}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7653236985206604},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.7575436234474182},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6042066812515259},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4831680655479431},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3230106830596924},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18732920289039612},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17968794703483582},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2012.6187563","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2012.6187563","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1503570386","https://openalex.org/W1607915263","https://openalex.org/W1983476606","https://openalex.org/W2008350620","https://openalex.org/W2008482633","https://openalex.org/W2035295318","https://openalex.org/W2041090186","https://openalex.org/W2046045084","https://openalex.org/W2070552259","https://openalex.org/W2095726519","https://openalex.org/W2101241869","https://openalex.org/W2104193172","https://openalex.org/W2109046164","https://openalex.org/W2113218431","https://openalex.org/W2122442616","https://openalex.org/W2125067970","https://openalex.org/W2126696437","https://openalex.org/W2130934773","https://openalex.org/W2142671894","https://openalex.org/W2144382742","https://openalex.org/W2145515320","https://openalex.org/W2151913116","https://openalex.org/W2157259709","https://openalex.org/W2161704054","https://openalex.org/W2167933505","https://openalex.org/W2171340263","https://openalex.org/W3139734642","https://openalex.org/W4229870335","https://openalex.org/W4233714602","https://openalex.org/W4241040739","https://openalex.org/W4255095948","https://openalex.org/W6677132245"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2931688134","https://openalex.org/W2377919138","https://openalex.org/W2378857091","https://openalex.org/W2999756192","https://openalex.org/W4256502920","https://openalex.org/W103652678","https://openalex.org/W4226090359","https://openalex.org/W2059697060","https://openalex.org/W4241196849"],"abstract_inverted_index":{"The":[0,224],"down":[1],"scaling":[2],"of":[3,40,88,94,100,116,121,142,193,214,231,236],"feature":[4],"sizes":[5],"and":[6,128,134,161,196,205,212,221],"higher":[7,18,38,107],"process":[8],"variations":[9],"in":[10,57,176],"future":[11,104],"CMOS":[12],"nano-technologies":[13],"are":[14,26,150,171],"anticipated":[15],"to":[16,31,63,96,188,210],"introduce":[17,81],"manufacturing":[19],"anomalies.":[20],"On":[21],"the":[22,46,86,119,140,190,194,234,241],"other":[23],"hand":[24],"designs":[25],"getting":[27],"more":[28,32],"complicated":[29],"due":[30],"innovative":[33],"applications":[34],"where":[35],"they":[36,156,167],"need":[37],"numbers":[39],"transistors.":[41],"These":[42,137],"phenomena":[43],"significantly":[44],"reduce":[45],"functional":[47,191],"yield.":[48],"Redundancy":[49],"has":[50],"been":[51],"used":[52],"for":[53,67,103,144,153,246],"a":[54,82,185,247],"long":[55],"time":[56],"regular":[58],"structures":[59],"such":[60,130],"as":[61,131],"memory":[62],"tolerate":[64],"defects;":[65],"however,":[66],"typical":[68],"irregular":[69],"logic":[70,145,162],"circuits":[71],"this":[72,78,181],"would":[73],"be":[74],"very":[75],"challenging.":[76],"In":[77,110,180],"paper":[79,182],"we":[80,183],"theory":[83,230],"that":[84,228],"justifies":[85],"necessity":[87],"using":[89,200],"redundancy":[90,112,232],"at":[91,113],"sub-chip":[92],"level":[93,141],"granularity":[95,143],"maximize":[97],"yield/area":[98,242],"(number":[99],"healthy":[101],"dies)":[102],"technologies":[105],"with":[106],"defect":[108],"rates.":[109],"addition,":[111],"finer":[114],"levels":[115],"granularity,":[117],"aggravates":[118],"overheads":[120,138,235],"interconnect":[122],"(steering":[123],"logics,":[124],"i.e.,":[125,173],"forks,":[126],"joins":[127],"switches)":[129],"yield,":[132],"area,":[133],"testing":[135],"overheads.":[136],"limit":[139],"replication.":[146],"Current":[147],"yield":[148,192],"estimators":[149],"generally":[151],"pessimistic":[152],"interconnects":[154],"because":[155],"do":[157],"not":[158],"take":[159],"circuit":[160,178,250],"context":[163],"into":[164],"consideration,":[165],"and/or":[166],"assume":[168],"all":[169],"defects":[170],"killer-defects,":[172],"always":[174],"result":[175],"unacceptable":[177],"behavior.":[179],"propose":[184],"CAD":[186],"tool":[187],"compute":[189],"configurable":[195],"testable":[197],"steering":[198,237],"logics":[199,238],"(i)":[201],"actual":[202],"layout":[203],"geometries,":[204],"(ii)":[206],"factory":[207],"data":[208],"related":[209],"density":[211],"size":[213],"opens":[215],"(missing":[216],"metal),":[217],"shorts":[218],"(extra":[219],"metal)":[220],"open":[222],"vias.":[223],"experimental":[225],"results":[226],"show":[227],"our":[229],"considering":[233],"can":[239],"improve":[240],"by":[243],"2.8":[244],"times":[245],"real":[248],"highly-defected":[249],"(OpenSparc":[251],"T2":[252],"core).":[253]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}