{"id":"https://openalex.org/W2041436280","doi":"https://doi.org/10.1109/isqed.2012.6187557","title":"Analysis and evaluation of greedy thread swapping based dynamic power management for MPSoC platforms","display_name":"Analysis and evaluation of greedy thread swapping based dynamic power management for MPSoC platforms","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W2041436280","doi":"https://doi.org/10.1109/isqed.2012.6187557","mag":"2041436280"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2012.6187557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2012.6187557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071220142","display_name":"Chirag Ravishankar","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Chirag Ravishankar","raw_affiliation_strings":["University of Waterloo, Waterloo, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031778534","display_name":"Sundaram Ananthanarayanan","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]},{"id":"https://openalex.org/I33585257","display_name":"Anna University, Chennai","ror":"https://ror.org/01qhf1r47","country_code":"IN","type":"education","lineage":["https://openalex.org/I33585257"]}],"countries":["CA","IN"],"is_corresponding":false,"raw_author_name":"Sundaram Ananthanarayanan","raw_affiliation_strings":["Anna University, Chennai, India","University of Waterloo, Waterloo, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Anna University, Chennai, India","institution_ids":["https://openalex.org/I33585257"]},{"raw_affiliation_string":"University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010950688","display_name":"Siddharth Garg","orcid":"https://orcid.org/0000-0002-6158-9512"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Siddharth Garg","raw_affiliation_strings":["University of Waterloo, Waterloo, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007026340","display_name":"Andrew Kennings","orcid":null},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Andrew Kennings","raw_affiliation_strings":["University of Waterloo, Waterloo, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"University of Waterloo, Waterloo, ONT, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5071220142"],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":1.8626,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.86248166,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"617","last_page":"624"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9452311992645264},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.8184961080551147},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7777403593063354},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.7469632625579834},{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.552045464515686},{"id":"https://openalex.org/keywords/power-budget","display_name":"Power budget","score":0.5367008447647095},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4935978651046753},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4347369074821472},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4262910485267639},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4094165563583374},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3065546154975891},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.28896474838256836},{"id":"https://openalex.org/keywords/electric-power-system","display_name":"Electric power system","score":0.16583147644996643},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1441732943058014},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09812656044960022}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9452311992645264},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.8184961080551147},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7777403593063354},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.7469632625579834},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.552045464515686},{"id":"https://openalex.org/C149768029","wikidata":"https://www.wikidata.org/wiki/Q1509342","display_name":"Power budget","level":4,"score":0.5367008447647095},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4935978651046753},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4347369074821472},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4262910485267639},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4094165563583374},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3065546154975891},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.28896474838256836},{"id":"https://openalex.org/C89227174","wikidata":"https://www.wikidata.org/wiki/Q2388981","display_name":"Electric power system","level":3,"score":0.16583147644996643},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1441732943058014},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09812656044960022},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isqed.2012.6187557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2012.6187557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.667.7031","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.667.7031","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://individual.utoronto.ca/chiragrs/isqed_2012.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Partnerships for the goals","score":0.4399999976158142,"id":"https://metadata.un.org/sdg/17"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W87600089","https://openalex.org/W1568192366","https://openalex.org/W1973789144","https://openalex.org/W1978708760","https://openalex.org/W1982401894","https://openalex.org/W2000284467","https://openalex.org/W2008930333","https://openalex.org/W2030236344","https://openalex.org/W2072448041","https://openalex.org/W2099237366","https://openalex.org/W2101020117","https://openalex.org/W2102159907","https://openalex.org/W2103028594","https://openalex.org/W2122369998","https://openalex.org/W2134782496","https://openalex.org/W2143667874","https://openalex.org/W2156520818","https://openalex.org/W3149104842","https://openalex.org/W4238485050","https://openalex.org/W4248497301","https://openalex.org/W6633991270","https://openalex.org/W6681448912"],"related_works":["https://openalex.org/W4251391373","https://openalex.org/W2147203379","https://openalex.org/W2041436280","https://openalex.org/W4200164140","https://openalex.org/W2046107229","https://openalex.org/W4287778142","https://openalex.org/W3025960525","https://openalex.org/W3043023258","https://openalex.org/W2134782496","https://openalex.org/W4238485050"],"abstract_inverted_index":{"Thread":[0],"migration":[1],"(TM)":[2],"is":[3],"a":[4,82,102,117],"recently":[5],"proposed":[6,97,136,143,171],"dynamic":[7,27],"power":[8,22,34,156,185],"management":[9],"technique":[10],"for":[11,55,162],"heterogeneous":[12],"multi-processor":[13],"system-on-chip":[14],"(MPSoC)":[15],"platforms":[16],"that":[17,141],"eliminates":[18],"the":[19,41,50,69,78,92,124,135,142,150,154,170,182],"area":[20],"and":[21,29,47,76,112,115,139,158],"overheads":[23,161],"incurred":[24],"by":[25],"fine-grained":[26],"voltage":[28,165],"frequency":[30],"scaling":[31],"(DVFS)":[32],"based":[33,88,105,122],"management.":[35],"In":[36],"this":[37],"paper,":[38],"we":[39,67],"take":[40],"first":[42],"step":[43],"towards":[44],"formally":[45],"analyzing":[46],"experimentally":[48],"evaluating":[49],"use":[51],"of":[52,72,81,149,168],"power-aware":[53],"TM":[54,89,111,144,172],"parallel":[56],"data":[57],"streaming":[58],"applications":[59],"on":[60,101,123],"MPSoC":[61,106],"platforms.":[62],"From":[63],"an":[64],"analysis":[65],"perspective,":[66],"characterize":[68],"optimal":[70,94],"mapping":[71],"threads":[73],"to":[74,91],"cores":[75],"prove":[77],"convergence":[79],"properties":[80],"complexity":[83],"effective":[84],"greedy":[85],"thread":[86],"swapping":[87],"algorithm":[90,145,173],"globally":[93],"solution.":[95],"The":[96],"techniques":[98],"are":[99],"evaluated":[100],"9-core":[103],"FPGA":[104],"prototype":[107],"equipped":[108],"with":[109],"fully-functional":[110],"DVFS":[113,151],"support,":[114],"running":[116],"parallelized":[118],"video":[119],"encoding":[120],"benchmark":[121],"Motion":[125],"Picture":[126],"Experts":[127],"Group":[128],"(MPEG-2)":[129],"standard.":[130],"Our":[131],"experimental":[132],"results":[133],"validate":[134],"theoretical":[137],"analysis,":[138],"show":[140],"provides":[146],"within":[147],"8%":[148],"performance":[152,177],"under":[153,181],"same":[155,183],"budget,":[157],"assuming":[159],"no":[160],"DVFS.":[163],"Assuming":[164],"regulator":[166],"inefficiency":[167],"80%,":[169],"has":[174],"9%":[175],"higher":[176],"than":[178],"DVFS,":[179],"again":[180],"total":[184],"budget.":[186]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}