{"id":"https://openalex.org/W2153162275","doi":"https://doi.org/10.1109/isqed.2012.6187539","title":"Process variation tolerant 9T SRAM bitcell design","display_name":"Process variation tolerant 9T SRAM bitcell design","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W2153162275","doi":"https://doi.org/10.1109/isqed.2012.6187539","mag":"2153162275"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2012.6187539","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2012.6187539","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008745722","display_name":"G. Karthik Reddy","orcid":"https://orcid.org/0000-0002-0353-6025"},"institutions":[{"id":"https://openalex.org/I25205351","display_name":"Jaypee University of Engineering and Technology","ror":"https://ror.org/040jmyh64","country_code":"IN","type":"education","lineage":["https://openalex.org/I25205351"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"G. K. Reddy","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Jaypee University of Engineering and Technology, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Jaypee University of Engineering and Technology, India","institution_ids":["https://openalex.org/I25205351"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084922188","display_name":"Kapil Jainwal","orcid":"https://orcid.org/0000-0002-2337-6321"},"institutions":[{"id":"https://openalex.org/I25205351","display_name":"Jaypee University of Engineering and Technology","ror":"https://ror.org/040jmyh64","country_code":"IN","type":"education","lineage":["https://openalex.org/I25205351"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kapil Jainwal","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Jaypee University of Engineering and Technology, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Jaypee University of Engineering and Technology, India","institution_ids":["https://openalex.org/I25205351"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043774561","display_name":"Jawar Singh","orcid":"https://orcid.org/0000-0002-6351-9884"},"institutions":[{"id":"https://openalex.org/I207223250","display_name":"Indian Institute of Information Technology Design and Manufacturing Jabalpur","ror":"https://ror.org/00gmd7q80","country_code":"IN","type":"education","lineage":["https://openalex.org/I207223250"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jawar Singh","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Indian Institute of Information Technology, Design and Manufacturing, Jabalpur, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Indian Institute of Information Technology, Design and Manufacturing, Jabalpur, India","institution_ids":["https://openalex.org/I207223250"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070359867","display_name":"Saraju P. Mohanty","orcid":"https://orcid.org/0000-0003-2959-6541"},"institutions":[{"id":"https://openalex.org/I123534392","display_name":"University of North Texas","ror":"https://ror.org/00v97ad02","country_code":"US","type":"education","lineage":["https://openalex.org/I123534392"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saraju P. Mohanty","raw_affiliation_strings":["Department of Computer Science and Engineering, University of North Texas, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, University of North Texas, USA","institution_ids":["https://openalex.org/I123534392"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5008745722"],"corresponding_institution_ids":["https://openalex.org/I25205351"],"apc_list":null,"apc_paid":null,"fwci":1.7185,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.86279056,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"24","issue":null,"first_page":"493","last_page":"497"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9359146952629089},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.7430230975151062},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.685697078704834},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6844343543052673},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5747218132019043},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.549964964389801},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.5116413235664368},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5017499923706055},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4862150251865387},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.46811217069625854},{"id":"https://openalex.org/keywords/stability","display_name":"Stability (learning theory)","score":0.4675876796245575},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4189780354499817},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41636693477630615},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.35825812816619873},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2918049991130829},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20798733830451965},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13564684987068176},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.08594480156898499}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9359146952629089},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.7430230975151062},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.685697078704834},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6844343543052673},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5747218132019043},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.549964964389801},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.5116413235664368},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5017499923706055},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4862150251865387},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.46811217069625854},{"id":"https://openalex.org/C112972136","wikidata":"https://www.wikidata.org/wiki/Q7595718","display_name":"Stability (learning theory)","level":2,"score":0.4675876796245575},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4189780354499817},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41636693477630615},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.35825812816619873},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2918049991130829},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20798733830451965},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13564684987068176},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.08594480156898499},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2012.6187539","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2012.6187539","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1567119267","https://openalex.org/W2017216250","https://openalex.org/W2025613532","https://openalex.org/W2067168777","https://openalex.org/W2095913060","https://openalex.org/W2103892996","https://openalex.org/W2109104675","https://openalex.org/W2132621842","https://openalex.org/W2144289559","https://openalex.org/W2158267481","https://openalex.org/W2168101540"],"related_works":["https://openalex.org/W3090502288","https://openalex.org/W4244003201","https://openalex.org/W3118742810","https://openalex.org/W2110160974","https://openalex.org/W2151614652","https://openalex.org/W2082176851","https://openalex.org/W2015799581","https://openalex.org/W1888695803","https://openalex.org/W1580740056","https://openalex.org/W4212770221"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,127],"nine-transistor":[4],"(9T)":[5],"Static":[6],"Random":[7],"Access":[8],"Memory":[9],"(SRAM)":[10],"bitcell":[11,44,133],"for":[12,126,135],"the":[13,35,89,104,114,132],"low":[14,73],"voltage":[15],"and":[16,31,39,61,107,123,137],"energy":[17],"constraint":[18],"applications":[19],"is":[20,23,85],"proposed.":[21],"It":[22],"well":[24],"known":[25],"that":[26,83],"in":[27,48,88],"sub-threshold":[28],"regime,":[29],"reliability":[30],"process":[32,63],"variations":[33],"are":[34],"main":[36],"design":[37,56,101],"challenges,":[38],"standard":[40,69,95],"six-transistor":[41],"(6T)":[42],"SRAM":[43,71,97],"fails":[45],"to":[46,68,94],"operate":[47],"sub-V":[49],"<sub":[50],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[51],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">TH</sub>":[52],".":[53],"The":[54,99],"proposed":[55,100],"has":[57],"better":[58],"read":[59,90,106,115,136],"stability":[60,91],"improved":[62],"variation":[64],"tolerant":[65],"as":[66,92],"compared":[67,93],"6T":[70,96],"at":[72],"voltage.":[74],"Simulation":[75],"results":[76],"based":[77],"on":[78],"32nm":[79],"technology":[80],"node":[81],"shows":[82],"there":[84],"37%":[86],"improvement":[87],"bitcell.":[98],"also":[102],"address":[103],"conflicting":[105],"write":[108,120,124,138],"requirements,":[109],"therefore,":[110],"one":[111],"can":[112],"optimize":[113],"static":[116],"noise":[117,121],"margin":[118,122],"(SNM),":[119],"speed":[125],"particular":[128],"application":[129],"by":[130],"selecting":[131],"ratios":[134],"operations.":[139]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}