{"id":"https://openalex.org/W2149231820","doi":"https://doi.org/10.1109/isqed.2012.6187538","title":"A 40-nm 256-Kb 0.6-V operation half-select resilient 8T SRAM with sequential writing technique enabling 367-mV VDDmin reduction","display_name":"A 40-nm 256-Kb 0.6-V operation half-select resilient 8T SRAM with sequential writing technique enabling 367-mV VDDmin reduction","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W2149231820","doi":"https://doi.org/10.1109/isqed.2012.6187538","mag":"2149231820"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2012.6187538","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2012.6187538","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067116027","display_name":"M. Terada","orcid":null},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"M. Terada","raw_affiliation_strings":["Graduate School of System Informatics, Kobe University, Kobe, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of System Informatics, Kobe University, Kobe, Japan","institution_ids":["https://openalex.org/I65837984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007948926","display_name":"Shusuke Yoshimoto","orcid":"https://orcid.org/0000-0002-0891-0661"},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Yoshimoto","raw_affiliation_strings":["Graduate School of System Informatics, Kobe University, Kobe, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of System Informatics, Kobe University, Kobe, Japan","institution_ids":["https://openalex.org/I65837984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101631128","display_name":"Shinya Okumura","orcid":"https://orcid.org/0000-0002-2362-409X"},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Okumura","raw_affiliation_strings":["Graduate School of System Informatics, Kobe University, Kobe, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of System Informatics, Kobe University, Kobe, Japan","institution_ids":["https://openalex.org/I65837984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042678803","display_name":"Tetsuya Suzuki","orcid":"https://orcid.org/0000-0003-3165-9062"},"institutions":[{"id":"https://openalex.org/I4210125918","display_name":"Semiconductor Energy Laboratory (Japan)","ror":"https://ror.org/02vszc135","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210125918"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Suzuki","raw_affiliation_strings":["Semiconductor Technology Academic Research Center, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Academic Research Center, Yokohama, Japan","institution_ids":["https://openalex.org/I4210125918"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088167618","display_name":"Satoru Miyano","orcid":"https://orcid.org/0000-0002-1753-6616"},"institutions":[{"id":"https://openalex.org/I4210125918","display_name":"Semiconductor Energy Laboratory (Japan)","ror":"https://ror.org/02vszc135","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210125918"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Miyano","raw_affiliation_strings":["Semiconductor Technology Academic Research Center, Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Academic Research Center, Yokohama, Japan","institution_ids":["https://openalex.org/I4210125918"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052940529","display_name":"Hiroshi Kawaguchi","orcid":"https://orcid.org/0000-0001-8677-4733"},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Kawaguchi","raw_affiliation_strings":["Graduate School of System Informatics, Kobe University, Kobe, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of System Informatics, Kobe University, Kobe, Japan","institution_ids":["https://openalex.org/I65837984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110454295","display_name":"Masahiko Yoshimoto","orcid":null},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Yoshimoto","raw_affiliation_strings":["Graduate School of System Informatics, Kobe University, Kobe, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of System Informatics, Kobe University, Kobe, Japan","institution_ids":["https://openalex.org/I65837984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5067116027"],"corresponding_institution_ids":["https://openalex.org/I65837984"],"apc_list":null,"apc_paid":null,"fwci":0.7365,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.75787054,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"489","last_page":"492"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9097702503204346},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6241825819015503},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.4485977590084076},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.44602057337760925},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4398965537548065},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4366016387939453},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4115237593650818},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3699266016483307},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3576163947582245},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2841387689113617},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15093937516212463},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14553800225257874},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07448142766952515}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9097702503204346},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6241825819015503},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.4485977590084076},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.44602057337760925},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4398965537548065},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4366016387939453},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4115237593650818},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3699266016483307},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3576163947582245},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2841387689113617},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15093937516212463},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14553800225257874},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07448142766952515},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2012.6187538","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2012.6187538","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/4","display_name":"Quality Education","score":0.75}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1505220924","https://openalex.org/W1969423940","https://openalex.org/W2022964151","https://openalex.org/W2031342191","https://openalex.org/W2031948068","https://openalex.org/W2048611611","https://openalex.org/W2133613965","https://openalex.org/W2788433071"],"related_works":["https://openalex.org/W2119025037","https://openalex.org/W2089002058","https://openalex.org/W1909296377","https://openalex.org/W3185029353","https://openalex.org/W2969498307","https://openalex.org/W3116379964","https://openalex.org/W2915176329","https://openalex.org/W2793465010","https://openalex.org/W2967161359","https://openalex.org/W2208608937"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"a":[3,14,54,77,95,107,112,116,120,138],"novel":[4],"half-select":[5,66,78],"resilient":[6],"dual":[7,43,47],"write":[8,40,44,48,55],"wordline":[9],"8T":[10,161],"(DW8T)":[11],"SRAM":[12,26,70,110,136],"with":[13,60,71],"sequential":[15,73],"writing":[16,74],"technique.":[17],"The":[18,46,68,124,163],"process":[19],"scaling":[20],"increases":[21],"random":[22],"variation":[23],"that":[24,132],"degrades":[25],"operating":[27],"margins,":[28],"for":[29],"which":[30],"the":[31,61,65,72,85,101,128,133,148,159],"proposed":[32,134],"DW8T":[33,69,109,135],"cell":[34],"presents":[35],"two":[36],"features:":[37],"half-VDD":[38,62,113],"precharging":[39],"bitlines":[41],"and":[42,57,91,111,146],"wordlines.":[45],"wordlines":[49],"are":[50],"sequentially":[51],"activated":[52],"in":[53,119],"cycle,":[56],"its":[58],"combination":[59],"precharge":[63],"suppresses":[64],"problem.":[67],"technique":[75],"improve":[76],"bit":[79],"error":[80],"rate":[81],"by":[82,92,154,170],"71%":[83],"at":[84,94],"disturb":[86],"worst":[87],"corner":[88,97],"(FS,":[89],"125\u00b0C)":[90],"79%":[93],"typical":[96],"(CC,":[98],"25\u00b0C)":[99],"over":[100],"conventional":[102,160],"8T,":[103],"respectively.":[104],"We":[105],"implemented":[106],"256-Kb":[108],"generator":[114],"on":[115],"single":[117],"chip":[118],"40-nm":[121],"CMOS":[122],"process.":[123],"measurement":[125],"results":[126],"of":[127,143],"seven":[129],"samples":[130],"show":[131],"achieves":[137],"VDD":[139,150],"<sub":[140,151],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[141,152],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">min</sub>":[142,153],"600":[144],"mV":[145,156],"improves":[147],"average":[149],"367":[155],"compared":[157],"to":[158],"SRAM.":[162],"measured":[164],"leakage":[165],"power":[166],"can":[167],"be":[168],"reduced":[169],"25%.":[171]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}