{"id":"https://openalex.org/W2170677263","doi":"https://doi.org/10.1109/isqed.2012.6187523","title":"Design and optimization of power gating for DVFS applications","display_name":"Design and optimization of power gating for DVFS applications","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W2170677263","doi":"https://doi.org/10.1109/isqed.2012.6187523","mag":"2170677263"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2012.6187523","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2012.6187523","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077895858","display_name":"Tong Xu","orcid":"https://orcid.org/0000-0002-7432-808X"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Tong Xu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A and M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086149037","display_name":"Peng Li","orcid":"https://orcid.org/0000-0003-4496-439X"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peng Li","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A and M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A and M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5077895858"],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":0.2455,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.62753848,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"18","issue":null,"first_page":"391","last_page":"397"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.8520468473434448},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6357181668281555},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6326419115066528},{"id":"https://openalex.org/keywords/decoupling","display_name":"Decoupling (probability)","score":0.6037775874137878},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.597294807434082},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5588123202323914},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5045090913772583},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4852430820465088},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4836603105068207},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.45536959171295166},{"id":"https://openalex.org/keywords/switched-mode-power-supply","display_name":"Switched-mode power supply","score":0.42921698093414307},{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.4262695908546448},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.41194671392440796},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.39281508326530457},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3801693320274353},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2628876864910126},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24365347623825073},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.09799772500991821}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.8520468473434448},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6357181668281555},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6326419115066528},{"id":"https://openalex.org/C205606062","wikidata":"https://www.wikidata.org/wiki/Q5249645","display_name":"Decoupling (probability)","level":2,"score":0.6037775874137878},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.597294807434082},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5588123202323914},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5045090913772583},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4852430820465088},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4836603105068207},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.45536959171295166},{"id":"https://openalex.org/C151799858","wikidata":"https://www.wikidata.org/wiki/Q587008","display_name":"Switched-mode power supply","level":3,"score":0.42921698093414307},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.4262695908546448},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.41194671392440796},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.39281508326530457},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3801693320274353},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2628876864910126},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24365347623825073},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.09799772500991821},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2012.6187523","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2012.6187523","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1534990629","https://openalex.org/W1985261234","https://openalex.org/W2096335660","https://openalex.org/W2102478522","https://openalex.org/W2111064169","https://openalex.org/W2129904319","https://openalex.org/W2138099459","https://openalex.org/W2144034023","https://openalex.org/W2146734124","https://openalex.org/W2149069958","https://openalex.org/W2158899676","https://openalex.org/W4237720872","https://openalex.org/W6680358862","https://openalex.org/W6682227633"],"related_works":["https://openalex.org/W2154169726","https://openalex.org/W2475077126","https://openalex.org/W2972962268","https://openalex.org/W3185548375","https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W2938543345","https://openalex.org/W2121364018","https://openalex.org/W2052583367","https://openalex.org/W1502098592"],"abstract_inverted_index":{"Combined":[0],"with":[1],"dynamic":[2],"voltage":[3,32],"and":[4,40,99],"frequency":[5],"scaling":[6],"(DVFS),":[7],"power":[8,18,41,69,100,119],"gating":[9,70],"can":[10,43],"be":[11,55],"used":[12,94],"effectively":[13],"to":[14,29,54,83,95,114],"improve":[15,115],"the":[16,25,34,51,116],"overall":[17],"efficiency":[19],"of":[20,118],"a":[21,63,79,109],"chip":[22],"design.":[23],"Since":[24],"DVFS":[26,73],"is":[27,75],"applied":[28],"multiple":[30],"supply":[31,38,97,104],"levels,":[33],"design":[35,65,91,112],"tradeoffs":[36,52],"between":[37],"noise":[39],"saving":[42,101],"vary":[44],"significantly":[45],"across":[46],"different":[47,103],"operating":[48],"points.":[49],"Hence,":[50],"have":[53],"considered":[56],"carefully":[57],"by":[58],"designers.":[59],"In":[60],"this":[61],"paper,":[62],"systematic":[64],"tradeoff":[66],"analysis":[67],"for":[68],"geared":[71],"towards":[72],"applications":[74],"presented.":[76],"We":[77],"propose":[78],"multi-driver":[80],"based":[81,90],"scheme":[82],"drive":[84],"sleep":[85],"transistors.":[86],"Re-routable":[87],"decoupling":[88],"capacitance":[89],"strategies":[92],"are":[93],"balance":[96],"noises":[98],"at":[102],"levels.":[105],"Finally,":[106],"we":[107],"demonstrate":[108],"simulation-based":[110],"automatic":[111],"flow":[113],"performance":[117],"delivery":[120],"network.":[121]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}