{"id":"https://openalex.org/W2005282388","doi":"https://doi.org/10.1109/isqed.2012.6187473","title":"Single fault reliability analysis in FPGA implemented circuits","display_name":"Single fault reliability analysis in FPGA implemented circuits","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W2005282388","doi":"https://doi.org/10.1109/isqed.2012.6187473","mag":"2005282388"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2012.6187473","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2012.6187473","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030192426","display_name":"Hadi Jahanirad","orcid":"https://orcid.org/0000-0001-8586-6281"},"institutions":[{"id":"https://openalex.org/I67009956","display_name":"Iran University of Science and Technology","ror":"https://ror.org/01jw2p796","country_code":"IR","type":"education","lineage":["https://openalex.org/I67009956"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Hadi Jahanirad","raw_affiliation_strings":["College of Electrical Engineering, Iran University of Science and Technology, Tehran, Iran","College of Electrical Engineering, Iran University of Science and Technology, Tehran - Iran"],"affiliations":[{"raw_affiliation_string":"College of Electrical Engineering, Iran University of Science and Technology, Tehran, Iran","institution_ids":["https://openalex.org/I67009956"]},{"raw_affiliation_string":"College of Electrical Engineering, Iran University of Science and Technology, Tehran - Iran","institution_ids":["https://openalex.org/I67009956"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111866598","display_name":"Karim Mohammadi","orcid":null},"institutions":[{"id":"https://openalex.org/I67009956","display_name":"Iran University of Science and Technology","ror":"https://ror.org/01jw2p796","country_code":"IR","type":"education","lineage":["https://openalex.org/I67009956"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Karim Mohammadi","raw_affiliation_strings":["College of Electrical Engineering, Iran University of Science and Technology, Tehran, Iran","College of Electrical Engineering, Iran University of Science and Technology, Tehran - Iran"],"affiliations":[{"raw_affiliation_string":"College of Electrical Engineering, Iran University of Science and Technology, Tehran, Iran","institution_ids":["https://openalex.org/I67009956"]},{"raw_affiliation_string":"College of Electrical Engineering, Iran University of Science and Technology, Tehran - Iran","institution_ids":["https://openalex.org/I67009956"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063086973","display_name":"Pejman Attarsharghi","orcid":null},"institutions":[{"id":"https://openalex.org/I133529467","display_name":"Sharif University of Technology","ror":"https://ror.org/024c2fq17","country_code":"IR","type":"education","lineage":["https://openalex.org/I133529467"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Pejman Attarsharghi","raw_affiliation_strings":["Electronics Research Center, Sharif University of Technology, Tehran, Iran","Electronics Research Center, Sharif University of Technology , Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Electronics Research Center, Sharif University of Technology, Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]},{"raw_affiliation_string":"Electronics Research Center, Sharif University of Technology , Tehran, Iran","institution_ids":["https://openalex.org/I133529467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5030192426"],"corresponding_institution_ids":["https://openalex.org/I67009956"],"apc_list":null,"apc_paid":null,"fwci":0.65615022,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.73188003,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":"6","issue":null,"first_page":"49","last_page":"56"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.7344712018966675},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.723243236541748},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6855641007423401},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5720962882041931},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5637351870536804},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5634274482727051},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5040282607078552},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.48163169622421265},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"Circuit reliability","score":0.445748895406723},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4349609315395355},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3550069332122803},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3391234278678894},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2990903854370117},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2740858197212219},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1991489827632904},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11268347501754761},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09632691740989685},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.07284510135650635}],"concepts":[{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.7344712018966675},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.723243236541748},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6855641007423401},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5720962882041931},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5637351870536804},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5634274482727051},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5040282607078552},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.48163169622421265},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.445748895406723},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4349609315395355},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3550069332122803},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3391234278678894},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2990903854370117},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2740858197212219},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1991489827632904},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11268347501754761},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09632691740989685},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.07284510135650635},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2012.6187473","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2012.6187473","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Thirteenth International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1596186423","https://openalex.org/W1916533169","https://openalex.org/W1994143452","https://openalex.org/W2016902575","https://openalex.org/W2026124051","https://openalex.org/W2034449190","https://openalex.org/W2104122494","https://openalex.org/W2112767336","https://openalex.org/W2113962297","https://openalex.org/W2119530531","https://openalex.org/W2126240789","https://openalex.org/W2132277231","https://openalex.org/W2132507670","https://openalex.org/W2144038574","https://openalex.org/W2156546571","https://openalex.org/W2158651403","https://openalex.org/W2162465831","https://openalex.org/W2169033838","https://openalex.org/W3149544844","https://openalex.org/W6903423589"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W3042736233","https://openalex.org/W1975778413","https://openalex.org/W1975511343","https://openalex.org/W4312239443","https://openalex.org/W2093227051","https://openalex.org/W2332860651"],"abstract_inverted_index":{"Reliability":[0],"analysis":[1,92],"in":[2,12,61],"FPGA":[3],"implementation":[4],"of":[5,40,45,50,93],"logic":[6],"circuits":[7],"is":[8,26,34,55],"an":[9,23],"important":[10],"issue":[11],"designing":[13],"fault":[14,53],"tolerant":[15],"systems":[16],"for":[17,28,57,90],"faulty":[18],"environments.":[19],"In":[20,65],"this":[21,84],"paper":[22],"analytical":[24],"method":[25,33,85,89],"developed":[27],"analyzing":[29],"such":[30],"systems.":[31],"This":[32],"based":[35],"on":[36],"signal":[37],"probability":[38],"propagation":[39,75],"faults":[41,59],"from":[42],"the":[43,58],"location":[44],"appearance":[46],"to":[47],"final":[48],"outputs":[49],"circuit.":[51],"Single":[52],"model":[54],"used":[56],"occurred":[60],"routes":[62],"and":[63,86],"LUTs.":[64],"addition":[66],"reconvergent":[67],"fan-outs":[68],"are":[69],"handled":[70],"using":[71],"16":[72],"correlation":[73],"coefficients":[74],"approach.":[76],"Experimental":[77],"results":[78],"show":[79],"a":[80],"good":[81],"agreement":[82],"between":[83],"Monte":[87],"Carlo":[88],"reliability":[91],"MCNC":[94],"benchmarks.":[95]},"counts_by_year":[{"year":2013,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}