{"id":"https://openalex.org/W2158644164","doi":"https://doi.org/10.1109/isqed.2010.5450489","title":"Clock routing for structured ASICs with via-configurable fabrics","display_name":"Clock routing for structured ASICs with via-configurable fabrics","publication_year":2010,"publication_date":"2010-03-01","ids":{"openalex":"https://openalex.org/W2158644164","doi":"https://doi.org/10.1109/isqed.2010.5450489","mag":"2158644164"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2010.5450489","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450489","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109219585","display_name":"Rung\u2010Bin Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Rung-Bin Lin","raw_affiliation_strings":["Computer Science and Engineering, Yuan-Ze University, Chungli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, Yuan-Ze University, Chungli, Taiwan","institution_ids":["https://openalex.org/I99908691"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009438053","display_name":"I. Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"I-Wei Lee","raw_affiliation_strings":["Computer Science and Engineering, Yuan-Ze University, Chungli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, Yuan-Ze University, Chungli, Taiwan","institution_ids":["https://openalex.org/I99908691"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053497041","display_name":"W. C. Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I99908691","display_name":"Yuan Ze University","ror":"https://ror.org/01fv1ds98","country_code":"TW","type":"education","lineage":["https://openalex.org/I99908691"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wen-Hao Chen","raw_affiliation_strings":["Computer Science and Engineering, Yuan-Ze University, Chungli, Taiwan"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, Yuan-Ze University, Chungli, Taiwan","institution_ids":["https://openalex.org/I99908691"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5109219585"],"corresponding_institution_ids":["https://openalex.org/I99908691"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17270305,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"777","last_page":"784"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.7418285608291626},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7334275841712952},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.633381724357605},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6178301572799683},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.6073236465454102},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6040248870849609},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5559433698654175},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.513482391834259},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.5006630420684814},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4713903069496155},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.4617585837841034},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.4124515652656555},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37697046995162964},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.13122981786727905},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07534277439117432},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06963512301445007}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.7418285608291626},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7334275841712952},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.633381724357605},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6178301572799683},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.6073236465454102},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6040248870849609},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5559433698654175},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.513482391834259},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.5006630420684814},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4713903069496155},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.4617585837841034},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.4124515652656555},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37697046995162964},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.13122981786727905},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07534277439117432},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06963512301445007},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2010.5450489","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2010.5450489","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 11th International Symposium on Quality Electronic Design (ISQED)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1500653364","https://openalex.org/W1503082651","https://openalex.org/W1972641423","https://openalex.org/W1976809588","https://openalex.org/W2009196135","https://openalex.org/W2023981464","https://openalex.org/W2097000220","https://openalex.org/W2104308620","https://openalex.org/W2109887272","https://openalex.org/W2134697552","https://openalex.org/W2134849712","https://openalex.org/W2135311497","https://openalex.org/W2136630977","https://openalex.org/W2136768070","https://openalex.org/W2139937095","https://openalex.org/W2140367260","https://openalex.org/W2149417654","https://openalex.org/W2154545967","https://openalex.org/W2157128002","https://openalex.org/W2166135813","https://openalex.org/W2170723854","https://openalex.org/W3209981646","https://openalex.org/W4248469525","https://openalex.org/W6675744748","https://openalex.org/W6679846583","https://openalex.org/W6682909919","https://openalex.org/W6684788526"],"related_works":["https://openalex.org/W4247089581","https://openalex.org/W2133326759","https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W4230501858","https://openalex.org/W1938797020","https://openalex.org/W1564063853","https://openalex.org/W2003180247","https://openalex.org/W2107880456","https://openalex.org/W1525888526"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"a":[5,56,63,88,98],"clock":[6,65,81,100],"routing":[7,72],"algorithm":[8,19],"for":[9,83],"structured":[10],"ASICs":[11],"using":[12,70],"predefined":[13],"yet":[14],"via-configurable":[15,71],"metal":[16],"wires.":[17],"Our":[18],"has":[20],"many":[21],"distinct":[22],"features":[23],"implemented":[24],"to":[25,47,92],"address":[26],"the":[27,32,53],"specific":[28],"problems":[29],"encountered":[30],"by":[31,97],"tasks":[33],"of":[34,55,78,80],"creating":[35],"tapping":[36],"points":[37],"and":[38],"performing":[39],"wire":[40],"snaking.":[41],"We":[42],"also":[43],"present":[44],"an":[45,75],"approach":[46],"merging":[48],"two":[49],"subtrees":[50],"without":[51],"exacerbating":[52],"skew":[54,77],"merged":[57],"tree.":[58],"Experimental":[59],"data":[60],"show":[61],"that":[62],"delay-balanced":[64],"tree":[66,101],"can":[67,94],"be":[68,95],"constructed":[69],"fabric,":[73],"with":[74],"average":[76],"8.1%":[79],"latency":[82],"some":[84],"benchmark":[85],"circuits.":[86],"Such":[87],"result":[89],"is":[90],"comparable":[91],"what":[93],"achieved":[96],"commercial":[99],"synthesizer.":[102]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}