{"id":"https://openalex.org/W2149516331","doi":"https://doi.org/10.1109/isqed.2009.4810373","title":"Design and implementation of a sub-threshold BFSK transmitter","display_name":"Design and implementation of a sub-threshold BFSK transmitter","publication_year":2009,"publication_date":"2009-03-01","ids":{"openalex":"https://openalex.org/W2149516331","doi":"https://doi.org/10.1109/isqed.2009.4810373","mag":"2149516331"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2009.4810373","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810373","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032670903","display_name":"Suganth Paul","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Suganth Paul","raw_affiliation_strings":["Intel Corporation, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Austin, TX, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102793889","display_name":"Rajesh Garg","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajesh Garg","raw_affiliation_strings":["Department of ECE, Texas A&M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031303966","display_name":"Sunil P. Khatriz","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sunil P. Khatriz","raw_affiliation_strings":["Department of ECE, Texas A&M University, College Station, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103062621","display_name":"Sheila Vaidya","orcid":"https://orcid.org/0000-0003-3975-497X"},"institutions":[{"id":"https://openalex.org/I1282311441","display_name":"Lawrence Livermore National Laboratory","ror":"https://ror.org/041nk4h53","country_code":"US","type":"facility","lineage":["https://openalex.org/I1282311441","https://openalex.org/I1330989302","https://openalex.org/I198811213","https://openalex.org/I4210138311"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sheila Vaidya","raw_affiliation_strings":["Lawrence Livermore National Laboratories, Livermore, CA, USA"],"affiliations":[{"raw_affiliation_string":"Lawrence Livermore National Laboratories, Livermore, CA, USA","institution_ids":["https://openalex.org/I1282311441"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5032670903"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.5982,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.73197033,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"664","last_page":"672"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.7100872993469238},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.7016764879226685},{"id":"https://openalex.org/keywords/baseband","display_name":"Baseband","score":0.5962265133857727},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.58827805519104},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5679382681846619},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.545214056968689},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.5434783101081848},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5365602374076843},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5151263475418091},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4712671935558319},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4569360315799713},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.443452388048172},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3925146460533142},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.355457603931427},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2667559087276459},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2399275302886963},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2219446301460266},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.19729188084602356},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.12295261025428772}],"concepts":[{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.7100872993469238},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.7016764879226685},{"id":"https://openalex.org/C65165936","wikidata":"https://www.wikidata.org/wiki/Q575784","display_name":"Baseband","level":3,"score":0.5962265133857727},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.58827805519104},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5679382681846619},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.545214056968689},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.5434783101081848},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5365602374076843},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5151263475418091},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4712671935558319},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4569360315799713},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.443452388048172},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3925146460533142},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.355457603931427},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2667559087276459},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2399275302886963},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2219446301460266},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.19729188084602356},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.12295261025428772},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2009.4810373","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810373","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W144669517","https://openalex.org/W1507269286","https://openalex.org/W1511688816","https://openalex.org/W2052652173","https://openalex.org/W2150526221","https://openalex.org/W2151015077","https://openalex.org/W2154941994","https://openalex.org/W3172772885","https://openalex.org/W4239430997","https://openalex.org/W4254174266","https://openalex.org/W6630623413","https://openalex.org/W6797258325"],"related_works":["https://openalex.org/W1979372708","https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W2078506771","https://openalex.org/W63276784","https://openalex.org/W3011978806","https://openalex.org/W2059530328","https://openalex.org/W2134664711","https://openalex.org/W2009345382","https://openalex.org/W2098316714"],"abstract_inverted_index":{"Power":[0,14],"consumption":[1],"in":[2,10,21],"VLSI":[3],"circuits":[4,51],"is":[5,15,96],"currently":[6],"a":[7,16,25,70,89,104],"major":[8],"issue":[9],"the":[11,112,116,119,123,131,138],"semiconductor":[12],"industry.":[13],"first":[17],"order":[18],"design":[19,42,73,86,120],"constraint":[20],"many":[22],"applications.":[23,48],"However,":[24],"growing":[26],"class":[27],"of":[28,107,118],"applications":[29],"need":[30,37],"extreme":[31],"low":[32],"power":[33,129],"but":[34],"do":[35],"not":[36],"high":[38],"speed.":[39],"Sub-threshold":[40],"circuit":[41,77,83,125],"can":[43],"be":[44],"used":[45],"for":[46],"these":[47],"Unfortunately,":[49],"sub-threshold":[50,124],"exhibit":[52],"an":[53],"exponential":[54],"sensitivity":[55],"to":[56,81,98,103],"process,":[57],"voltage":[58],"and":[59,68,87],"temperature":[60],"(PVT)":[61],"variations.":[62],"In":[63],"this":[64],"paper":[65],"we":[66],"implement":[67],"test":[69],"robust":[71],"subthreshold":[72,90],"flow":[74],"which":[75],"uses":[76],"level":[78],"PVT":[79],"compensation":[80],"stabilize":[82],"performance.":[84],"We":[85],"fabricate":[88],"BFSK":[91],"transmitter":[92,95],"chip.":[93],"The":[94],"specified":[97],"transmit":[99],"baseband":[100],"signals":[101],"up":[102],"data":[105],"rate":[106],"32":[108],"kbps.":[109],"Experiments":[110],"using":[111],"fabricated":[113],"die,":[114],"verify":[115],"functionality":[117],"show":[121],"that":[122],"consumes":[126],"19.4times":[127],"lower":[128],"than":[130],"traditional":[132],"standard":[133],"cell":[134],"based":[135],"implementation":[136],"on":[137],"same":[139],"die.":[140]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}