{"id":"https://openalex.org/W2146141391","doi":"https://doi.org/10.1109/isqed.2009.4810370","title":"Automatic register banking for low-power clock trees","display_name":"Automatic register banking for low-power clock trees","publication_year":2009,"publication_date":"2009-03-01","ids":{"openalex":"https://openalex.org/W2146141391","doi":"https://doi.org/10.1109/isqed.2009.4810370","mag":"2146141391"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2009.4810370","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810370","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101127962","display_name":"Wenting Hou","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Wenting Hou","raw_affiliation_strings":["Synopsys, Inc., USA","Synopsys Inc.USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., USA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys Inc.USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027214197","display_name":"Dick Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dick Liu","raw_affiliation_strings":["Synopsys, Inc., USA","Synopsys Inc.USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., USA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys Inc.USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111505107","display_name":"Pei-Hsin Ho","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pei-Hsin Ho","raw_affiliation_strings":["Synopsys, Inc., USA","Synopsys Inc.USA"],"affiliations":[{"raw_affiliation_string":"Synopsys, Inc., USA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys Inc.USA","institution_ids":["https://openalex.org/I4210088951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101127962"],"corresponding_institution_ids":["https://openalex.org/I4210088951"],"apc_list":null,"apc_paid":null,"fwci":5.0843,"has_fulltext":false,"cited_by_count":46,"citation_normalized_percentile":{"value":0.95634937,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"647","last_page":"652"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5869543552398682},{"id":"https://openalex.org/keywords/register","display_name":"Register (sociolinguistics)","score":0.5581910610198975},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5578043460845947},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.49919843673706055},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48911339044570923},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4625965654850006},{"id":"https://openalex.org/keywords/base","display_name":"Base (topology)","score":0.4112217128276825},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41038262844085693},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32756662368774414},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14248189330101013},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.14208534359931946},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10638564825057983},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.07422596216201782}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5869543552398682},{"id":"https://openalex.org/C2779235478","wikidata":"https://www.wikidata.org/wiki/Q286576","display_name":"Register (sociolinguistics)","level":2,"score":0.5581910610198975},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5578043460845947},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.49919843673706055},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48911339044570923},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4625965654850006},{"id":"https://openalex.org/C42058472","wikidata":"https://www.wikidata.org/wiki/Q810214","display_name":"Base (topology)","level":2,"score":0.4112217128276825},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41038262844085693},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32756662368774414},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14248189330101013},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.14208534359931946},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10638564825057983},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.07422596216201782},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2009.4810370","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810370","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2002982872","https://openalex.org/W2067555839","https://openalex.org/W2105616993","https://openalex.org/W2113775750","https://openalex.org/W2122944491","https://openalex.org/W2150499679","https://openalex.org/W2152486274","https://openalex.org/W2154545967","https://openalex.org/W2163899785"],"related_works":["https://openalex.org/W2559451387","https://openalex.org/W1999924508","https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2040807843","https://openalex.org/W2117814846","https://openalex.org/W4249038728","https://openalex.org/W1571059036","https://openalex.org/W2136047350","https://openalex.org/W2556166322"],"abstract_inverted_index":{"We":[0],"present":[1],"an":[2],"automatic":[3],"register":[4],"placement":[5,33],"technique":[6,34,37],"that":[7],"enables":[8],"the":[9,31,36],"synthesis":[10],"of":[11],"low-power":[12,16],"clock":[13],"trees":[14],"for":[15],"ICs.":[17],"On":[18],"7":[19],"industrial":[20],"designs,":[21],"comparing":[22],"to":[23],"(1)":[24],"a":[25],"commercial":[26],"base":[27],"flow":[28],"and":[29,44,50,52,60],"(2)":[30],"power-aware":[32],"in,":[35],"respectively":[38],"reduced":[39],"clock-tree":[40],"power":[41,47],"by":[42,48,58],"19.0%":[43],"14.9%,":[45],"total":[46],"15.3%":[49],"5.2%":[51],"WNS":[53],"under":[54],"on-chip":[55],"variation":[56],"(plusmn10%)":[57],"1.8%":[59],"1.5%":[61],"on":[62],"average.":[63]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":9}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}