{"id":"https://openalex.org/W1989144451","doi":"https://doi.org/10.1109/isqed.2009.4810361","title":"Place and route considerations for voltage interpolated designs","display_name":"Place and route considerations for voltage interpolated designs","publication_year":2009,"publication_date":"2009-03-01","ids":{"openalex":"https://openalex.org/W1989144451","doi":"https://doi.org/10.1109/isqed.2009.4810361","mag":"1989144451"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2009.4810361","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810361","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083867777","display_name":"Kevin Brownell","orcid":null},"institutions":[{"id":"https://openalex.org/I136199984","display_name":"Harvard University","ror":"https://ror.org/03vek6s52","country_code":"US","type":"education","lineage":["https://openalex.org/I136199984"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kevin Brownell","raw_affiliation_strings":["School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, USA","School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, 02138 (USA)"],"affiliations":[{"raw_affiliation_string":"School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, USA","institution_ids":["https://openalex.org/I136199984"]},{"raw_affiliation_string":"School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, 02138 (USA)","institution_ids":["https://openalex.org/I136199984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039289446","display_name":"Ali Durlov Khan","orcid":null},"institutions":[{"id":"https://openalex.org/I136199984","display_name":"Harvard University","ror":"https://ror.org/03vek6s52","country_code":"US","type":"education","lineage":["https://openalex.org/I136199984"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ali Durlov Khan","raw_affiliation_strings":["School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, USA","School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, 02138 (USA)"],"affiliations":[{"raw_affiliation_string":"School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, USA","institution_ids":["https://openalex.org/I136199984"]},{"raw_affiliation_string":"School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, 02138 (USA)","institution_ids":["https://openalex.org/I136199984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026496503","display_name":"David Brooks","orcid":"https://orcid.org/0000-0002-0662-7889"},"institutions":[{"id":"https://openalex.org/I136199984","display_name":"Harvard University","ror":"https://ror.org/03vek6s52","country_code":"US","type":"education","lineage":["https://openalex.org/I136199984"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Brooks","raw_affiliation_strings":["School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, USA","School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, 02138 (USA)"],"affiliations":[{"raw_affiliation_string":"School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, USA","institution_ids":["https://openalex.org/I136199984"]},{"raw_affiliation_string":"School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, 02138 (USA)","institution_ids":["https://openalex.org/I136199984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043327132","display_name":"Gu-Yeon Wei","orcid":"https://orcid.org/0000-0001-5730-9904"},"institutions":[{"id":"https://openalex.org/I136199984","display_name":"Harvard University","ror":"https://ror.org/03vek6s52","country_code":"US","type":"education","lineage":["https://openalex.org/I136199984"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gu-Yeon Wei","raw_affiliation_strings":["School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, USA","School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, 02138 (USA)"],"affiliations":[{"raw_affiliation_string":"School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, USA","institution_ids":["https://openalex.org/I136199984"]},{"raw_affiliation_string":"School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, 02138 (USA)","institution_ids":["https://openalex.org/I136199984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5083867777"],"corresponding_institution_ids":["https://openalex.org/I136199984"],"apc_list":null,"apc_paid":null,"fwci":0.268,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.5558921,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"594","last_page":"600"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.7978639602661133},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6579868793487549},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6321125030517578},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6283183097839355},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.595508873462677},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.49756744503974915},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4377617835998535},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21009686589241028},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18465042114257812},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1794489324092865},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10065135359764099}],"concepts":[{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.7978639602661133},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6579868793487549},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6321125030517578},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6283183097839355},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.595508873462677},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.49756744503974915},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4377617835998535},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21009686589241028},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18465042114257812},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1794489324092865},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10065135359764099},{"id":"https://openalex.org/C104114177","wikidata":"https://www.wikidata.org/wiki/Q79782","display_name":"Motion (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/isqed.2009.4810361","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810361","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.152.6537","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.152.6537","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecs.harvard.edu/~dbrooks/isqed09_brownell.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.567.466","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.567.466","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecs.harvard.edu/~dbrooks/isqed2008_prvi.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1969070801","https://openalex.org/W1983067779","https://openalex.org/W1994024702","https://openalex.org/W1998200478","https://openalex.org/W2004934210","https://openalex.org/W2051230585","https://openalex.org/W2105963793","https://openalex.org/W2115403662","https://openalex.org/W2121190917","https://openalex.org/W2543716914","https://openalex.org/W4236524207","https://openalex.org/W4248723628","https://openalex.org/W4249944677","https://openalex.org/W6650031340"],"related_works":["https://openalex.org/W4283025278","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W4254559750","https://openalex.org/W2050492524","https://openalex.org/W2998315020","https://openalex.org/W3016208414","https://openalex.org/W2104790384","https://openalex.org/W4254068099","https://openalex.org/W1976665945"],"abstract_inverted_index":{"Voltage":[0],"interpolation":[1,19],"is":[2],"a":[3,26,58],"promising":[4],"post":[5],"fabrication":[6],"technique":[7],"for":[8],"combating":[9],"the":[10,33,41],"effects":[11],"of":[12,17,43,60],"process":[13],"variations.":[14],"The":[15],"benefits":[16],"voltage":[18,48],"are":[20],"well":[21],"understood.":[22],"Its":[23],"implementation":[24],"in":[25,68],"VLSI-CAD":[27],"flow":[28],"has":[29],"been":[30],"considered":[31],"through":[32],"synthesis":[34],"stage.":[35],"In":[36],"this":[37],"paper":[38],"we":[39],"study":[40],"implications":[42],"place":[44],"and":[45,55,63],"route":[46],"on":[47],"interpolation.":[49],"We":[50],"evaluate":[51],"multiple":[52],"placement":[53,62],"strategies,":[54],"conclude":[56],"that":[57],"hybridization":[59],"forced":[61],"cluster":[64],"boxing":[65],"techniques":[66],"results":[67],"minimum":[69],"overhead.":[70]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}