{"id":"https://openalex.org/W2101053459","doi":"https://doi.org/10.1109/isqed.2009.4810327","title":"TuneLogic: Post-silicon tuning of dual-Vdd designs","display_name":"TuneLogic: Post-silicon tuning of dual-Vdd designs","publication_year":2009,"publication_date":"2009-03-01","ids":{"openalex":"https://openalex.org/W2101053459","doi":"https://doi.org/10.1109/isqed.2009.4810327","mag":"2101053459"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2009.4810327","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810327","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082387224","display_name":"Stephen Bijansky","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Stephen Bijansky","raw_affiliation_strings":["University of Texas, Austin, USA","The University of Texas at Austin,USA"],"affiliations":[{"raw_affiliation_string":"University of Texas, Austin, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"The University of Texas at Austin,USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062046480","display_name":"Sae Kyu Lee","orcid":"https://orcid.org/0000-0001-7155-704X"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sae Kyu Lee","raw_affiliation_strings":["University of Texas, Austin, USA","The University of Texas at Austin,USA"],"affiliations":[{"raw_affiliation_string":"University of Texas, Austin, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"The University of Texas at Austin,USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112689277","display_name":"Adnan Aziz","orcid":"https://orcid.org/0009-0003-5855-6861"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Adnan Aziz","raw_affiliation_strings":["University of Texas, Austin, USA","The University of Texas at Austin,USA"],"affiliations":[{"raw_affiliation_string":"University of Texas, Austin, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"The University of Texas at Austin,USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5082387224"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":0.2991,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.63204727,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"394","last_page":"400"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5993154644966125},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5903724431991577},{"id":"https://openalex.org/keywords/guard","display_name":"Guard (computer science)","score":0.5849714875221252},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5606626272201538},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.48939672112464905},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4619154930114746},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45153316855430603},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.4419439435005188},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4256304204463959},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.4130629897117615},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.41267508268356323},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4122096300125122},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.36669695377349854},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30616509914398193},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27546098828315735},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24322354793548584},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21020084619522095},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.08988481760025024}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5993154644966125},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5903724431991577},{"id":"https://openalex.org/C141141315","wikidata":"https://www.wikidata.org/wiki/Q2379942","display_name":"Guard (computer science)","level":2,"score":0.5849714875221252},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5606626272201538},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.48939672112464905},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4619154930114746},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45153316855430603},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.4419439435005188},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4256304204463959},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.4130629897117615},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.41267508268356323},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4122096300125122},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.36669695377349854},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30616509914398193},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27546098828315735},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24322354793548584},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21020084619522095},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.08988481760025024},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2009.4810327","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810327","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W124596592","https://openalex.org/W196877078","https://openalex.org/W1518236483","https://openalex.org/W1563755196","https://openalex.org/W1825737761","https://openalex.org/W1994620586","https://openalex.org/W2013167650","https://openalex.org/W2058996914","https://openalex.org/W2096805904","https://openalex.org/W2105597240","https://openalex.org/W2105963793","https://openalex.org/W2107477333","https://openalex.org/W2108880814","https://openalex.org/W2117648153","https://openalex.org/W2124018090","https://openalex.org/W2127036509","https://openalex.org/W2129984271","https://openalex.org/W2132389735","https://openalex.org/W2150938923","https://openalex.org/W2154941994","https://openalex.org/W2157210245","https://openalex.org/W2538099217","https://openalex.org/W3103339143","https://openalex.org/W3143002681","https://openalex.org/W4240704676","https://openalex.org/W4254774981","https://openalex.org/W6631122486","https://openalex.org/W6683016213","https://openalex.org/W6729182424"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2059422871","https://openalex.org/W2766377030","https://openalex.org/W2041787842","https://openalex.org/W2170504327"],"abstract_inverted_index":{"Modern":[0],"CMOS":[1],"manufacturing":[2],"processes":[3],"have":[4],"significant":[5],"variability,":[6],"which":[7],"necessitates":[8],"guard":[9,57],"banding":[10],"to":[11,44,97],"achieve":[12,87,98],"reasonable":[13],"yield.":[14],"It":[15],"is":[16,30],"our":[17],"thesis":[18],"that":[19,78],"variability":[20],"should":[21],"be":[22],"addressed":[23],"post-manufacturing.":[24],"The":[25],"fundamental":[26],"contribution":[27],"we":[28,40,85],"make":[29],"a":[31,61,66,92,110],"dual-Vdd":[32],"design":[33,112],"style,":[34],"and":[35,56,82],"associated":[36],"CAD":[37],"algorithms,":[38],"wherein":[39],"assign":[41],"supply":[42],"voltages":[43],"logic":[45],"based":[46],"on":[47],"post-manufacturing":[48],"analysis":[49],"rather":[50],"than":[51,91],"designing":[52],"with":[53],"nominal":[54],"values":[55],"banding.":[58],"We":[59],"perform":[60],"detailed":[62],"case":[63],"study":[64],"of":[65],"custom":[67],"designed":[68],"pipelined":[69],"multiplier":[70],"using":[71],"realistic":[72],"process":[73],"data.":[74],"Our":[75],"results":[76],"show":[77],"for":[79],"comparable":[80],"yield":[81,100],"target":[83,103],"delay,":[84,104],"can":[86],"significantly":[88],"less":[89],"power":[90],"single-Vdd":[93,111],"supply.":[94],"For":[95],"example,":[96],"100%":[99],"at":[101],"same":[102],"Tune-Logic":[105],"uses":[106,113],"23.6":[107],"pJ/multiply":[108],"while":[109],"34.6":[114],"pJ/multiply.":[115]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}