{"id":"https://openalex.org/W2129956396","doi":"https://doi.org/10.1109/isqed.2009.4810311","title":"A software pipelining algorithm in high-level synthesis for FPGA architectures","display_name":"A software pipelining algorithm in high-level synthesis for FPGA architectures","publication_year":2009,"publication_date":"2009-03-01","ids":{"openalex":"https://openalex.org/W2129956396","doi":"https://doi.org/10.1109/isqed.2009.4810311","mag":"2129956396"},"language":"en","primary_location":{"id":"doi:10.1109/isqed.2009.4810311","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810311","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103201677","display_name":"Lei Gao","orcid":"https://orcid.org/0009-0009-3522-303X"},"institutions":[{"id":"https://openalex.org/I39422238","display_name":"University of Illinois Chicago","ror":"https://ror.org/02mpq6x41","country_code":"US","type":"education","lineage":["https://openalex.org/I39422238"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Lei Gao","raw_affiliation_strings":["University of Illinois, Chicago, Chicago, IL, USA","University of Illinois at Chicago, 851 S. Morgan Street, 60607, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Illinois, Chicago, Chicago, IL, USA","institution_ids":["https://openalex.org/I39422238"]},{"raw_affiliation_string":"University of Illinois at Chicago, 851 S. Morgan Street, 60607, USA#TAB#","institution_ids":["https://openalex.org/I39422238"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088154827","display_name":"David Zaretsky","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"David Zaretsky","raw_affiliation_strings":["Binachip, Inc., Chicago, IL, USA","Binachip, Inc203 N. Wabash, Suite 603, Chicago, IL 60601, USA"],"affiliations":[{"raw_affiliation_string":"Binachip, Inc., Chicago, IL, USA","institution_ids":[]},{"raw_affiliation_string":"Binachip, Inc203 N. Wabash, Suite 603, Chicago, IL 60601, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040169078","display_name":"Gaurav Mittal","orcid":"https://orcid.org/0000-0001-8292-9646"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gaurav Mittal","raw_affiliation_strings":["Binachip, Inc., Chicago, IL, USA","Binachip, Inc203 N. Wabash, Suite 603, Chicago, IL 60601, USA"],"affiliations":[{"raw_affiliation_string":"Binachip, Inc., Chicago, IL, USA","institution_ids":[]},{"raw_affiliation_string":"Binachip, Inc203 N. Wabash, Suite 603, Chicago, IL 60601, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081723612","display_name":"Dan Schonfeld","orcid":"https://orcid.org/0000-0002-2772-4821"},"institutions":[{"id":"https://openalex.org/I39422238","display_name":"University of Illinois Chicago","ror":"https://ror.org/02mpq6x41","country_code":"US","type":"education","lineage":["https://openalex.org/I39422238"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dan Schonfeld","raw_affiliation_strings":["University of Illinois, Chicago, Chicago, IL, USA","University of Illinois at Chicago, 851 S. Morgan Street, 60607, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Illinois, Chicago, Chicago, IL, USA","institution_ids":["https://openalex.org/I39422238"]},{"raw_affiliation_string":"University of Illinois at Chicago, 851 S. Morgan Street, 60607, USA#TAB#","institution_ids":["https://openalex.org/I39422238"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100810271","display_name":"Prith Banerjee","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Prith Banerjee","raw_affiliation_strings":["Binachip, Inc., Chicago, IL, USA","Binachip, Inc203 N. Wabash, Suite 603, Chicago, IL 60601, USA"],"affiliations":[{"raw_affiliation_string":"Binachip, Inc., Chicago, IL, USA","institution_ids":[]},{"raw_affiliation_string":"Binachip, Inc203 N. Wabash, Suite 603, Chicago, IL 60601, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5103201677"],"corresponding_institution_ids":["https://openalex.org/I39422238"],"apc_list":null,"apc_paid":null,"fwci":0.7915,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.74425259,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"297","last_page":"302"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/software-pipelining","display_name":"Software pipelining","score":0.9671152234077454},{"id":"https://openalex.org/keywords/modulo","display_name":"Modulo","score":0.8632704019546509},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8182270526885986},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7242469787597656},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.7203229069709778},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6569379568099976},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5849267840385437},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5747579336166382},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5338718891143799},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.4298638105392456},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4261242747306824},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3367859125137329},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2932882308959961},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08453074097633362},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.06566205620765686}],"concepts":[{"id":"https://openalex.org/C188854837","wikidata":"https://www.wikidata.org/wiki/Q268469","display_name":"Software pipelining","level":3,"score":0.9671152234077454},{"id":"https://openalex.org/C54732982","wikidata":"https://www.wikidata.org/wiki/Q1415345","display_name":"Modulo","level":2,"score":0.8632704019546509},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8182270526885986},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7242469787597656},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.7203229069709778},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6569379568099976},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5849267840385437},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5747579336166382},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5338718891143799},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.4298638105392456},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4261242747306824},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3367859125137329},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2932882308959961},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08453074097633362},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06566205620765686},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isqed.2009.4810311","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isqed.2009.4810311","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 10th International Symposium on Quality of Electronic Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4300000071525574,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1484884871","https://openalex.org/W1837593827","https://openalex.org/W1837646587","https://openalex.org/W1908397450","https://openalex.org/W2008165887","https://openalex.org/W2054652902","https://openalex.org/W2083547532","https://openalex.org/W2116304229","https://openalex.org/W2123412205","https://openalex.org/W2139904769","https://openalex.org/W2149265258","https://openalex.org/W2157758640","https://openalex.org/W2170713926","https://openalex.org/W4232919122","https://openalex.org/W4252370083","https://openalex.org/W6629118863","https://openalex.org/W6680289128","https://openalex.org/W6681945457"],"related_works":["https://openalex.org/W2612099726","https://openalex.org/W1508051931","https://openalex.org/W2614194112","https://openalex.org/W2160632767","https://openalex.org/W2530146034","https://openalex.org/W4281665405","https://openalex.org/W2951816406","https://openalex.org/W2118578839","https://openalex.org/W2145890695","https://openalex.org/W2765564141"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"a":[5,36,54],"variation":[6],"of":[7,27,39],"the":[8,17,25,60,69],"Modulo":[9,40,71],"Scheduling":[10,41,72],"algorithm":[11],"to":[12],"exploit":[13],"software":[14,29],"pipelining":[15,30],"in":[16],"high-level":[18],"synthesis":[19],"for":[20,31],"FPGA":[21,32],"architectures.":[22],"We":[23],"demonstrate":[24,53],"difficulties":[26],"implementing":[28],"architectures,":[33],"and":[34,47,63],"propose":[35],"modified":[37],"version":[38],"that":[42],"utilizes":[43],"memory":[44],"lifetime":[45],"holes":[46],"addresses":[48],"circular":[49],"dependencies.":[50],"Experimental":[51],"results":[52],"35%":[55],"improvement":[56,65],"on":[57,66],"average":[58,67],"over":[59,68],"non-pipelined":[61],"implementation,":[62],"15%":[64],"traditional":[70],"algorithm.":[73]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}